

## 8-BIT SINGLE-CHIP MICROCONTROLLER

### DESCRIPTION

The  $\mu$ PD78P083(A) is a member of the  $\mu$ PD78083 Subseries of the 78K/0 Series products. Comparing with the  $\mu$ PD78P083 (standard), more strict quality assurance programs are applied to this product (called Special of the quality grade in NEC). The  $\mu$ PD78P083(A) uses one-time PROM instead of internal ROMs of the  $\mu$ PD78081(A) and  $\mu$ PD78082(A).

Because this device can be programmed by users, it is ideally suited for applications involving the evaluation of systems in development stages, small-scale production of many different products, and rapid development and time-to-market of a new product.

**The details of functions are described in the user's manuals. Be sure to read the following manuals before designing.**

|  |                   |
|--|-------------------|
| <b><math>\mu</math>PD78083 Subseries User's Manual</b> | <b>: U12176E</b>  |
| <b>78K/0 Series User's Manual — Instructions</b>       | <b>: IEU-1372</b> |

### FEATURES

- Pin-compatible with mask ROM version (except  $V_{PP}$  pin)
- Internal PROM: 24 Kbytes <sup>Note</sup>
  - $\mu$ PD78P083CU(A),  $\mu$ PD78P083GB(A): One-time programmable (ideally suited for small-scale production)
- Internal high-speed RAM: 512 bytes <sup>Note</sup>
- Can be operated in the same supply voltage as the mask ROM version ( $V_{DD} = 1.8$  to  $5.5$  V)
- Corresponding to QTOP™ Microcontrollers (under planning)

**Note** The internal PROM and internal high-speed RAM capacities can be changed by setting the internal memory size switching register (IMS).

- Remarks**
1. QTOP microcontroller is a general term for microcontrollers which incorporate one-time PROM and are totally supported by NEC's programming service (from programming to marking, screening and verification).
  2. For the differences between PROM and Mask ROM versions, refer to **Chapter 1. DIFFERENCES BETWEEN THE  $\mu$ PD78P083(A) AND MASK ROM VERSIONS.**

The information in this document is subject to change without notice.

**ORDERING INFORMATION**

| Part Number                            | Package                             | Internal ROM  |
|--|-------------------------------------|---------------|
| μPD78P083CU(A)                         | 42-pin plastic shrink DIP (600 mil) | One-Time PROM |
| μPD78P083GB(A)-3B4                     | 44-pin plastic QFP (10 × 10 mm)     | One-Time PROM |
| μPD78P083GB(A)-3BS-MTX <sup>Note</sup> | 44-pin plastic QFP (10 × 10 mm)     | One-Time PROM |

**Note** Under planning

**Caution** μPD78P083GB(A) has two types of packages. (Refer to Chapter 7. PACKAGE DRAWINGS). Consult an NEC’s sales representative for suppliable packages.

**QUALITY GRADE**

| Part Number                            | Package                             | Quality Grades |
|--|-------------------------------------|----------------|
| μPD78P083CU(A)                         | 42-pin plastic shrink DIP (600 mil) | Special        |
| μPD78P083GB(A)-3B4                     | 44-pin plastic QFP (10 × 10 mm)     | Special        |
| μPD78P083GB(A)-3BS-MTX <sup>Note</sup> | 44-pin plastic QFP (10 × 10 mm)     | Special        |

**Note** Under planning



Please refer to “Quality grades on NEC Semiconductor Devices” (Document number C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

**Deferences between μPD78P083(A) and μPD78P083**

| Product<br>Item | μPD78P083(A)   | μPD78P083   |
|-----------------|--|---|
| Quality Grade   | Special  | Standard  |
| Package         | 42-pin plastic shrink DIP (600 mil)<br>44-pin plastic QFP (10 × 10 mm) | 42-pin plastic shrink DIP (600 mil)<br>44-pin plastic QFP (10 × 10 mm)<br>42-pin ceramic shrink DIP (with window) (600 mil) |

**78K/0 SERIES DEVELOPMENT**

The following shows the 78K/0 Series products development. Subseries names are shown inside frames.



**Note** Under planning

The following table shows the differences among subseries functions.

| Function<br>Subseries name |            | ROM<br>capacity | Timer |        |       |      | 8-bit     | 10-bit | 8-bit       | Serial interface                   | I/O  | V <sub>DD</sub> MIN.<br>value | External<br>expansion |                                    |                   |       |
|----------------------------|------------|-----------------|-------|--------|-------|------|-----------|--------|-------------|------------------------------------|--|-------------------------------|-----------------------|------------------------------------|-------------------|-------|
|                            |            |                 | 8-bit | 16-bit | Watch | WDT  | A/D       | A/D    | D/A         |                                    |  |                               |                       |                                    |                   |       |
| Control                    | μPD78075B  | 32K to 40K      | 4 ch  | 1 ch   | 1 ch  | 1 ch | 8 ch      | —      | 2 ch        | 3 ch (UART: 1 ch)                  | 88   | 1.8 V                         | Available             |                                    |                   |       |
|                            | μPD78078   | 48K to 60K      |       |        |       |      |           |        |             |                                    | 61   |                               |                       | 2.7 V                              |                   |       |
|                            | μPD78070A  | —               |       |        |       |      |           |        |             |                                    |  |                               |                       |                                    |                   |       |
|                            | μPD780018  | 48K to 60K      |       |        |       |      |           |        |             | 88                                 | 2 ch (Time division<br>3-wire: 1 ch)             |                               |                       |                                    |                   |       |
|                            | μPD780058  | 24K to 60K      |       |        |       |      |           |        |             |                                    |  | 2 ch                          |                       | 3 ch (Time division<br>UART: 1 ch) | 68                | 1.8 V |
|                            | μPD78058F  | 48K to 60K      |       |        |       |      |           |        |             |                                    |  |                               |                       |                                    | 69                |       |
|                            | μPD78054   | 16K to 60K      |       |        |       |      |           |        |             | 51                                 | 3 ch (UART: 1 ch, Time<br>division 3-wire: 1 ch) | 53                            |                       | 2.0 V                              |                   |       |
|                            | μPD780034  | 8K to 32K       |       |        |       |      |           |        |             |                                    |  |                               |                       |                                    | —                 | 8 ch  |
|                            | μPD780024  |                 |       |        |       |      |           |        |             | 8 ch                               | —  | —                             |                       | 53                                 |                   |       |
|                            | μPD78014H  |                 |       |        |       |      |           |        |             |                                    |  |                               |                       |                                    | 2 ch              | —     |
|                            | μPD78018F  | 8K to 60K       |       |        |       |      |           |        |             | 1 ch                               | —  | —                             |                       | 53                                 |                   |       |
|                            | μPD78014   | 8K to 32K       |       |        |       |      |           |        |             |                                    |  |                               |                       |                                    | —                 | —     |
|                            | μPD780001  | 8K              |       |        |       |      |           |        |             | —                                  | —  | —                             |                       | 39                                 |                   |       |
|                            | μPD780002  | 8K to 16K       | 1 ch  | —      | —     | 53   | Available |        |             |                                    |  |                               |                       |                                    |                   |       |
| μPD78083                   | —          | 8 ch            |       |        |       |      |           | —      | —           | 33                                 | 1.8 V  |                               |                       |                                    |                   |       |
| μPD78083                   | —          |                 | 8 ch  | —      | —     | 33   | 1.8 V     |        |             |                                    |  |                               |                       |                                    |                   |       |
| Inverter<br>control        | μPD780964  | 8K to 32K       |       |        |       |      |           | 3 ch   | <b>Note</b> | —                                  | 1 ch   | —                             | 8 ch                  | —                                  | 2 ch (UART: 2 ch) | 47    |
|                            | μPD780924  |                 | 8 ch  | —      |       |      |           |        |             |                                    |  |                               |                       |                                    |                   |       |
| FIP driving                | μPD780208  | 32K to 60K      | 2 ch  | 1 ch   | 1 ch  | 1 ch | 8 ch      | —      | —           | 2 ch                               | 74   | 2.7 V                         | —                     |                                    |                   |       |
|                            | μPD780228  | 48K to 60K      |       |        |       |      |           |        |             |                                    | 1 ch   |                               |                       | 72                                 | 4.5 V             |       |
|                            | μPD78044H  | 32K to 48K      |       |        |       |      |           |        |             | 2 ch                               |  | 1 ch                          |                       |                                    |                   | 1 ch  |
|                            | μPD78044F  | 16K to 40K      |       |        |       |      |           |        |             |                                    | 2 ch   |                               |                       |                                    |                   |       |
| LCD<br>driving             | μPD780308  | 48K to 60K      | 2 ch  | 1 ch   | 1 ch  | 1 ch | 8 ch      | —      | —           | 3 ch (Time division<br>UART: 1 ch) | 57   | 2.0 V                         | —                     |                                    |                   |       |
|                            | μPD78064B  | 32K             |       |        |       |      |           |        |             |                                    |  |                               |                       | 2 ch (UART: 1 ch)                  |                   |       |
|                            | μPD78064   | 16K to 32K      |       |        |       |      |           |        |             |                                    |  |                               |                       |                                    |                   |       |
| IEBus<br>supported         | μPD78098   | 32K to 60K      | 2 ch  | 1 ch   | 1 ch  | 1 ch | 8 ch      | —      | 2 ch        | 3 ch (UART: 1 ch)                  | 69   | 2.7 V                         | Available             |                                    |                   |       |
| LV                         | μPD78P0914 | 32K             | 6 ch  | —      | —     | 1 ch | 8 ch      | —      | —           | 2 ch                               | 54   | 4.5 V                         | Available             |                                    |                   |       |

**Note** 10 bits timer: 1 channel

**FUNCTION DESCRIPTION**


| Item                          | Function  |                           |
|-------------------------------|---|---------------------------|
| Internal memory               | <ul style="list-style-type: none"> <li>• PROM: 24 Kbytes <sup>Note</sup></li> <li>• RAM</li> <li>High-speed RAM: 512 bytes <sup>Note</sup></li> </ul>   |                           |
| Memory space                  | 64 Kbytes   |                           |
| General register              | 8 bits x 32 registers (8 bits x 8 registers x 4 banks)  |                           |
| Instruction cycles            | Instruction execution time variable function is integrated.<br>0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (@5.0-MHz operation with main system clock)   |                           |
| Instruction set               | <ul style="list-style-type: none"> <li>• 16-bit operation</li> <li>• Multiply/divide (8 bits x 8 bits, 16 bits ÷ 8 bits)</li> <li>• Bit manipulation (set, reset, test, Boolean operation)</li> <li>• BCD adjust, etc.</li> </ul> |                           |
| I/O ports                     | Total : 33<br><ul style="list-style-type: none"> <li>• CMOS input : 1</li> <li>• CMOS input/output : 32</li> </ul>  |                           |
| A/D converter                 | <ul style="list-style-type: none"> <li>• 8-bit resolution x 8 channels</li> </ul>   |                           |
| Serial interface              | <ul style="list-style-type: none"> <li>• 3-wired serial I/O/UART mode selectable: 1 channel</li> </ul>  |                           |
| Timer                         | <ul style="list-style-type: none"> <li>• 8-bit timer/event counter: 2 channels</li> <li>• Watchdog timer: 1 channel</li> </ul>  |                           |
| Timer output                  | 2 pins (8-bit PWM output enable)  |                           |
| Clock output                  | 19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, and 5.0 MHz (@ 5.0-MHz operation with main system clock)  |                           |
| Buzzer output                 | 1.2 kHz, 2.4 kHz, 4.9 kHz, and 9.8 kHz (@ 5.0-MHz operation with main system clock)   |                           |
| Vectored-interrupt source     | Maskable  | Internal : 8 external : 3 |
|                               | Non-maskable  | Internal : 1              |
|                               | Software  | Internal : 1              |
| Power supply voltage          | V <sub>DD</sub> = 1.8 to 5.5 V  |                           |
| Operating ambient temperature | T <sub>A</sub> = -40 to +85°C   |                           |
| Packages                      | <ul style="list-style-type: none"> <li>• 42-pin plastic shrink DIP (600 mil)</li> <li>• 44-pin plastic QFP (10 × 10 mm)</li> </ul>  |                           |

**Note** Internal PROM and high-speed RAM capacities can be changed by setting the memory size switching register (IMS).

**PIN CONFIGURATIONS (Top View)**

**(1) Normal operating mode**


- 42-pin plastic shrink DIP (600 mil)  
μPD78P083CU(A)



- Cautions**
1. Connect V<sub>PP</sub> pin directly to V<sub>SS</sub>.
  2. Connect AV<sub>DD</sub> pin to V<sub>DD</sub>.
  3. Connect AV<sub>SS</sub> pin to V<sub>SS</sub>.

- 44-pin plastic QFP (10 x 10 mm)  
 μPD78P083GB(A)-3B4, μPD78P083GB(A)-3BS-MTX<sup>Note</sup>

**Note** Under planning




- Cautions**
1. Connect V<sub>PP</sub> pin directly to V<sub>ss</sub>.
  2. Connect AV<sub>DD</sub> pin to V<sub>DD</sub>.
  3. Connect AV<sub>ss</sub> pin to V<sub>ss</sub>.
  4. Connect NC pin to V<sub>ss</sub> for noise protection (It can be left open).

|                   |                              |                           |                               |
|-------------------|------------------------------|---------------------------|-------------------------------|
| ANI0 to ANI7      | : Analog Input               | PCL                       | : Programmable Clock          |
| ASCK              | : Asynchronous Serial Clock  | $\overline{\text{RESET}}$ | : Reset                       |
| AV <sub>DD</sub>  | : Analog Power Supply        | RxD                       | : Receive Data                |
| AV <sub>REF</sub> | : Analog Reference Voltage   | $\overline{\text{SCK2}}$  | : Serial Clock                |
| AV <sub>SS</sub>  | : Analog Ground              | SI2                       | : Serial Input                |
| BUZ               | : Buzzer Clock               | SO2                       | : Serial Output               |
| INTP1 to INTP3    | : Interrupt from Peripherals | TI5, TI6                  | : Timer Input                 |
| NC                | : Non-connection             | TO5, TO6                  | : Timer Output                |
| P00 to P03        | : Port 0                     | TxD                       | : Transmit Data               |
| P10 to P17        | : Port 1                     | V <sub>DD</sub>           | : Power Supply                |
| P30 to P37        | : Port 3                     | V <sub>PP</sub>           | : Programming Power Supply    |
| P50 to P57        | : Port 5                     | V <sub>SS</sub>           | : Ground                      |
| P70 to P72        | : Port 7                     | X1, X2                    | : Crystal (Main System Clock) |
| P100, P101        | : Port 10                    |                           |                               |



(2) PROM programming mode


- 42-pin plastic shrink DIP (600 mil)  
μPD78P083CU(A)



- Cautions**
1. (L): Individually connect to Vss via a pull-down resistor.
  2. Vss: Connect to GND.
  3. RESET: Set to low level.
  4. Open: Leave open.

- 44-pin plastic QFP (10 x 10 mm)  
 μPD78P083GB(A)-3B4, μPD78P083GB(A)-3BS-MTX<sup>Note</sup>


**Note** Under planning



- Cautions**
1. (L): Individually connect to V<sub>ss</sub> via a pull-down resistor.
  2. V<sub>ss</sub>: Connect to GND.
  3.  $\overline{\text{RESET}}$ : Set to low level.
  4. Open: Leave open.

|                         |                 |                           |                            |
|-------------------------|-----------------|---------------------------|----------------------------|
| A0 to A14               | : Address Bus   | $\overline{\text{RESET}}$ | : Reset                    |
| $\overline{\text{CE}}$  | : Chip Enable   | V <sub>DD</sub>           | : Power Supply             |
| D0 to D7                | : Data Bus      | V <sub>PP</sub>           | : Programming Power Supply |
| $\overline{\text{OE}}$  | : Output Enable | V <sub>ss</sub>           | : Ground                   |
| $\overline{\text{PGM}}$ | : Program       |                           |                            |

**BLOCK DIAGRAM**



## CONTENTS

|             |   |    |
|-------------|---|----|
| 1.          | DIFFERENCES BETWEEN THE $\mu$ PD78P083(A) AND MASK ROM VERSIONS .....     | 13 |
| 2.          | PIN FUNCTIONS .....   | 14 |
| 2.1         | Pins in Normal Operating Mode .....                                       | 14 |
| 2.2         | Pins in PROM Programming Mode .....                                       | 16 |
| 2.3         | Pin Input/Output Circuits and Recommended Connection of Unused Pins ..... | 16 |
| 3.          | INTERNAL MEMORY SIZE SWITCHING REGISTER (IMS) .....                       | 18 |
| 4.          | PROM PROGRAMMING .....  | 19 |
| 4.1         | Operating Modes .....   | 19 |
| 4.2         | PROM Write Procedure .....  | 21 |
| 4.3         | PROM Read Procedure .....   | 25 |
| 5.          | ONE-TIME PROM VERSION SCREENING .....                                     | 26 |
| 6.          | ELECTRICAL SPECIFICATIONS .....   | 27 |
| 7.          | PACKAGE DRAWINGS .....  | 45 |
| 8.          | RECOMMENDED SOLDERING CONDITIONS .....                                    | 48 |
| APPENDIX A. | DEVELOPMENT TOOLS .....   | 49 |
| APPENDIX B. | RELATED DOCUMENTS .....   | 51 |

### 1. DIFFERENCES BETWEEN THE μPD78P083(A) AND MASK ROM VERSIONS

The μPD78P083(A) is a single-chip microcontroller with an on-chip one-time PROM.

Setting the memory size switching register (IMS) makes the functions except the PROM specification identical to the mask ROM versions.

Table 1-1 shows differences between the PROM version (μPD78P083(A)) and mask ROM versions (μPD78081(A) and μPD78082(A)).

**Table 1-1. Differences between the μPD78P083(A) and Mask ROM Versions**

| Parameter  | μPD78P083(A)                          | Mask ROM Versions                                  |
|--|---------------------------------------|--|
| Internal ROM type  | One-time PROM/EPROM                   | Mask ROM   |
| Internal ROM capacity  | 24 Kbytes                             | μPD78081(A) : 8 Kbytes<br>μPD78082(A) : 16 Kbytes  |
| Internal high-speed RAM capacity   | 512 bytes                             | μPD78081(A) : 256 bytes<br>μPD78082(A) : 384 bytes |
| Internal ROM and internal high-speed RAM capacity change by memory size switching register (IMS) | Enable <sup>Note</sup>                | Disable  |
| IC pin   | No                                    | Yes  |
| V <sub>PP</sub> pin  | Yes                                   | No   |
| Electrical specifications  | Refer to a data sheet of each product |  |

**Note** The internal PROM becomes 24 Kbytes and the internal high-speed RAM becomes 512 bytes by the  $\overline{\text{RESET}}$  input.

## 2. PIN FUNCTIONS

### 2.1 Pins in Normal Operating Mode

#### (1) Port pins

| Pin Name   | Input/Output | Function                |  | After Reset | Alternate Function |
|------------|--------------|-------------------------|--|-------------|--------------------|
| P00        | Input        | Port 0                  | Input only   | Input       | —                  |
| P01        | Input/output | 4-bit input/output port | Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.   | Input       | INTP1              |
| P02        |              |                         |  |             | INTP2              |
| P03        |              |                         |  |             | INTP3              |
|            |              |                         |  |             |                    |
| P10 to P17 | Input/output | Port 1                  | 8-bit input/output port<br>Input/output is specifiable bit-wise.<br>When used as the input port, it is possible to connect a pull-up resistor by software. <sup>Note</sup>                         | Input       | ANI0 to ANI7       |
| P30-P34    | Input/output | Port 3                  | 8-bit input/output port<br>Input/output is specifiable bit-wise.<br>When used as the input port, it is possible to connect a pull-up resistor by software.   | Input       | —                  |
| P35        |              |                         |  |             | PCL                |
| P36        |              |                         |  |             | BUZ                |
| P37        |              |                         |  |             | —                  |
| P50 to P57 | Input/output | Port 5                  | 8-bit input/output port<br>Can drive up to seven LEDs directly.<br>Input/output is specifiable bit-wise.<br>When used as the input port, it is possible to connect a pull-up resistor by software. | Input       | —                  |
| P70        | Input/output | Port 7                  | 3-bit input/output port<br>Input/output is specifiable bit-wise.<br>When used as the input port, it is possible to connect a pull-up resistor by software.   | Input       | SI2/RxD            |
| P71        |              |                         |  |             | SO2/TxD            |
| P72        |              |                         |  |             | SCK2/ASCK          |
| P100       | Input/output | Port 10                 | 2-bit input/output port<br>Input/output is specifiable bit-wise.<br>When used as the input port, it is possible to connect a pull-up resistor by software.   | Input       | TI5/TO5            |
| P101       |              |                         |  |             | TI6/TO6            |

**Note** When P10/ANI0-P17/ANI7 pins are used as the analog inputs for the A/D converter, set the port 1 to the input mode. The on-chip pull-up resistor is automatically disabled.

(2) Non-port pins

| Pin Name                  | Input/Output | Function  | After Reset | Alternate Function            |
|---------------------------|--------------|---|-------------|-------------------------------|
| INTP1                     | Input        | External interrupt input by which the active edge (rising edge, falling edge, or both rising and falling edges) can be specified. | Input       | P01                           |
| INTP2                     |              |   |             | P02                           |
| INTP3                     |              |   |             | P03                           |
| SI2                       | Input        | Serial interface serial data input.   | Input       | P70/RxD                       |
| SO2                       | Output       | Serial interface serial data output.  | Input       | P71/TxD                       |
| $\overline{\text{SCK2}}$  | Input/Output | Serial interface serial clock input/output.   | Input       | P72/ASCK                      |
| RxD                       | Input        | Asynchronous serial interface serial data input.  | Input       | P70/SI2                       |
| TxD                       | Output       | Asynchronous serial interface serial data output.   | Input       | P71/SO2                       |
| ASCK                      | Input        | Asynchronous serial interface serial clock input.   | Input       | P72/ $\overline{\text{SCK2}}$ |
| TI5                       | Input        | External count clock input to 8-bit timer (TM5).  | Input       | P100/TO5                      |
| TI6                       |              | External count clock input to 8-bit timer (TM6).  |             | P101/TO6                      |
| TO5                       | Output       | 8-bit timer output.   | Input       | P100/TI5                      |
| TO6                       |              |   |             | P101/TI6                      |
| PCL                       | Output       | Clock output. (for main system clock trimming)  | Input       | P35                           |
| BUZ                       | Output       | Buzzer output.  | Input       | P36                           |
| ANI0 to ANI7              | Input        | A/D converter analog input.   | Input       | P10 to P17                    |
| AV <sub>REF</sub>         | Input        | A/D converter reference voltage input.  | –           | –                             |
| AV <sub>DD</sub>          | –            | A/D converter analog power supply. Connected to V <sub>DD</sub> .   | –           | –                             |
| AV <sub>SS</sub>          | –            | A/D converter ground potential. Connected to V <sub>SS</sub> .  | –           | –                             |
| $\overline{\text{RESET}}$ | Input        | System reset input.   | –           | –                             |
| X1                        | Input        | Main system clock oscillation crystal connection.   | –           | –                             |
| X2                        | –            |   | –           | –                             |
| V <sub>DD</sub>           | –            | Positive power supply.  | –           | –                             |
| V <sub>PP</sub>           | –            | High-voltage applied during program write/verification.<br>Connected directly to V <sub>SS</sub> in normal operating mode.        | –           | –                             |
| V <sub>SS</sub>           | –            | Ground potential.   | –           | –                             |
| NC                        | –            | Does not internally connected. Connect to V <sub>SS</sub> .<br>(It can be left open)  | –           | –                             |

**2.2 Pins in PROM Programming Mode**

| Pin Name        | Input/Output | Function   |
|-----------------|--------------|--|
| RESET           | Input        | PROM programming mode setting<br>When +5 V or +12.5 V is applied to the V <sub>PP</sub> pin and a low-level signal is applied to the RESET pin, this chip is set in the PROM programming mode. |
| V <sub>PP</sub> | Input        | PROM programming mode setting and high-voltage applied during program write/verification.  |
| A0 to A14       | Input        | Address bus  |
| D0-D7           | Input/output | Data bus   |
| CE              | Input        | PROM enable input/program pulse input  |
| OE              | Input        | Read strobe input to PROM  |
| PGM             | Input        | Program/program inhibit input in PROM programming mode.  |
| V <sub>DD</sub> | —            | Positive power supply  |
| V <sub>SS</sub> | —            | Ground potential   |

**2.3 Pin Input/Output Circuits and Recommended Connection of Unused Pins**


Types of input/output circuits of the pins and recommended connection of unused pins are shown in Table 2-1. For the configuration of each type of input/output circuit, see Figure 2-1.

**Table 2-1. Type of Input/Output Circuit of Each Pin**

| Pin Name             | Input/Output Circuit Type                   | Input/Output | Recommended Connection for Unused Pins                                      |   |       |                              |
|----------------------|---|--------------|---|---|-------|------------------------------|
| P00                  | 2   | Input        | Connect to V <sub>SS</sub> .  |   |       |                              |
| P01/INTP1            | 8-A   | Input/Output | Independently connect to V <sub>SS</sub> via a resistor.                    |   |       |                              |
| P02/INTP2            |   |              |   |   |       |                              |
| P03/INTP3            |   |              |   |   |       |                              |
| P10/ANI0 to P17/ANI7 | 11  | Input/Output | Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor. |   |       |                              |
| P30 to P32           |   |              |   |   |       |                              |
| P33, P34             |   |              |   |   |       |                              |
| P35/PCL              |   |              |   |   |       |                              |
| P36/BUZ              |   |              |   |   |       |                              |
| P37                  |   |              |   |   |       |                              |
| P50 to P57           |   |              |   |   |       |                              |
| P70/SI2/RxD          |   |              |   |   |       |                              |
| P71/SO2/TxD          |   |              |   |   |       |                              |
| P72/SCK2/ASCK        |   |              |   |   |       |                              |
| P100/TI5/TO5         |   |              |   |   |       |                              |
| P101/TI6/TO6         |   |              |   |   |       |                              |
| RESET                |   |              |   | 2 | Input | —                            |
| AV <sub>REF</sub>    |   |              |   | — | —     | Connect to V <sub>SS</sub> . |
| AV <sub>DD</sub>     | Connect to V <sub>DD</sub> .                |              |   |   |       |                              |
| AV <sub>SS</sub>     | Connect to V <sub>SS</sub> .                |              |   |   |       |                              |
| V <sub>PP</sub>      | Connect directly to V <sub>SS</sub> .       |              |   |   |       |                              |
| NC                   | Connect to V <sub>SS</sub> (can leave open) |              |   |   |       |                              |



Figure 2-1. Types of Pin Input/Output Circuits



### 3. INTERNAL MEMORY SIZE SWITCHING REGISTER (IMS)

This is a register to disable use of part of internal memories by software. By setting this memory size switching register (IMS), it is possible to get the same memory mapping as that of the mask ROM versions with a different internal memory (ROM, RAM).

IMS is set with an 8-bit memory manipulation instruction.

RESET input sets IMS to 46H.

Figure 3-1. Internal Memory Size Switching Register Format




Table 3-1 shows the setting values of IMS which make the memory mapping the same as that of the mask ROM version.

Table 3-1. Internal Memory Size Switching Register Setting Values

| Target Mask ROM Versions | IMS Setting Value |
|--------------------------|-------------------|
| μPD78081(A)              | 82H               |
| μPD78082(A)              | 64H               |

#### 4. PROM PROGRAMMING

The μPD78P083(A) has an internal 24-Kbyte PROM as a program memory. For programming, set the PROM programming mode with the  $V_{PP}$  and  $\overline{RESET}$  pins. For the connection of unused pins, refer to “PIN CONFIGURATIONS (TOP VIEW) (2) PROM programming mode.”

**Caution** Programs must be written in addresses 0000H to 5FFFH (The last address 5FFFH must be specified). They cannot be written by a PROM programmer which cannot specify the write address.

##### 4.1 Operating Modes

When +5 V or +12.5 V is applied to the  $V_{PP}$  pin and a low-level signal is applied to the  $\overline{RESET}$  pin, the PROM programming mode is set. This mode will become the operating mode as shown in Table 4-1 when the  $\overline{CE}$ ,  $\overline{OE}$ , and  $\overline{PGM}$  pins are set as shown.

Further, when the read mode is set, it is possible to read the contents of the PROM.

**Table 4-1. Operating Modes of PROM Programming**

| Pin             | $\overline{RESET}$ | $V_{PP}$ | $V_{DD}$ | $\overline{CE}$ | $\overline{OE}$ | $\overline{PGM}$ | D0 to D7       |
|-----------------|--------------------|----------|----------|-----------------|-----------------|------------------|----------------|
| Operating Mode  |                    |          |          |                 |                 |                  |                |
| Page data latch | L                  | +12.5 V  | +6.5 V   | H               | L               | H                | Data input     |
| Page write      |                    |          |          | H               | H               | L                | High-impedance |
| Byte write      |                    |          |          | L               | H               | L                | Data input     |
| Program verify  |                    |          |          | L               | L               | H                | Data output    |
| Program inhibit |                    |          |          | x               | H               | H                | High-impedance |
|                 |                    |          |          | x               | L               | L                |                |
| Read            |                    | +5 V     | +5 V     | L               | L               | H                | Data output    |
| Output disable  |                    |          |          | L               | H               | x                | High-impedance |
| Standby         |                    |          |          | H               | x               | x                | High-impedance |

x : L or H

**(1) Read mode**

Read mode is set if  $\overline{CE} = L$ ,  $\overline{OE} = L$  is set.

**(2) Output disable mode**

Data output becomes high-impedance, and is in the output disable mode, if  $\overline{OE} = H$  is set.

Therefore, it allows data to be read from any device by controlling the  $\overline{OE}$  pin, if multiple  $\mu$ PD78P083(A)s are connected to the data bus.

**(3) Standby mode**

Standby mode is set if  $\overline{CE} = H$  is set.

In this mode, data outputs become high-impedance irrespective of the  $\overline{OE}$  status.

**(4) Page data latch mode**

Page data latch mode is set if  $\overline{CE} = H$ ,  $\overline{PGM} = H$ ,  $\overline{OE} = L$  are set at the beginning of page write mode.

In this mode, 1 page 4-byte data is latched in an internal address/data latch circuit.

**(5) Page write mode**

After 1 page 4 bytes of addresses and data are latched in the page data latch mode, a page write is executed by applying a 0.1-ms program pulse (active low) to the  $\overline{PGM}$  pin with  $\overline{CE} = H$ ,  $\overline{OE} = H$ . Then, program verification can be performed, if  $\overline{CE} = L$ ,  $\overline{OE} = L$  are set.

If programming is not performed by a one-time program pulse, X times (X - 10) write and verification operations should be executed repeatedly.

**(6) Byte write mode**

Byte write is executed when a 0.1-ms program pulse (active low) is applied to the  $\overline{PGM}$  pin with  $\overline{CE} = L$ ,  $\overline{OE} = H$ . Then, program verification can be performed if  $\overline{OE} = L$  is set.

If programming is not performed by a one-time program pulse, X times (X - 10) write and verification operations should be executed repeatedly.

**(7) Program verify mode**

Program verify mode is set if  $\overline{CE} = L$ ,  $\overline{PGM} = H$ ,  $\overline{OE} = L$  are set.

In this mode, check if a write operation is performed correctly after the write.


**(8) Program inhibit mode**

Program inhibit mode is used when the  $\overline{OE}$  pin,  $V_{PP}$  pin, and D0-D7 pins of multiple  $\mu$ PD78P083(A)s are connected in parallel and a write is performed to one of those devices.

When a write operation is performed, the page write mode or byte write mode described above is used. At this time, a write is not performed to a device which has the  $\overline{PGM}$  pin driven high.

4.2 PROM Write Procedure

Figure 4-1. Page Program Mode Flow Chart



G = Start address

N = Program last address

Figure 4-2. Page Program Mode Timing






Figure 4-3. Byte Program Mode Flow Chart



G = Start address

N = Program last address

Figure 4-4. Byte Program Mode Timing



- Cautions**
1. V<sub>DD</sub> should be applied before V<sub>PP</sub> and removed after V<sub>PP</sub>.
  2. V<sub>PP</sub> must not exceed +13.5 V including overshoot.
  3. Reliability may be adversely affected if removal/reinsertion is performed while +12.5 V is being applied to V<sub>PP</sub>.




**4.3 PROM Read Procedure**

The contents of PROM are readable to the external data bus (D0-D7) according to the read procedure shown below.

- (1) Fix the  $\overline{\text{RESET}}$  pin at low level, supply +5 V to the  $V_{PP}$  pin, and connect all other unused pins as shown in “**PIN CONFIGURATIONS (TOP VIEW) (2) PROM programming mode**”.
- (2) Supply +5 V to the  $V_{DD}$  and  $V_{PP}$  pins.
- (3) Input address of read data into the A0 to A14 pins.
- (4) Read mode
- (5) Output data to D0 to D7 pins.

The timings of the above steps (2) to (5) are shown in Figure 4-5.

**Figure 4-5. PROM Read Timings**



**5. ONE-TIME PROM VERSION SCREENING**

The one-time PROM version (μPD78P083CU(A), 78P083GB(A)-3B4, 78P083GB(A)-3BS-MTX<sup>Note</sup>) cannot be tested completely by NEC before it is shipped, because of its structure. It is recommended to perform screening to verify PROM after writing necessary data and performing high-temperature storage under the condition below.

**Note** Under planning

| Storage Temperature | Storage Time |
|---------------------|--------------|
| 125°C               | 24 hours     |

NEC offers for an additional fee one-time PROM writing to marking, screening, and verify for products designated as QTOP Microcontroller. A fee-charged service for the μPD78P083(A) is under planning. Consult an NEC sales representative for details.

6. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

| Parameter            | Symbol                          | Test Conditions  |                       | Ratings   | Unit |             |    |
|----------------------|---------------------------------|--|-----------------------|---|------|-------------|----|
| Supply voltage       | V <sub>DD</sub>                 |  |                       | -0.3 to +7.0                                      | V    |             |    |
|                      | V <sub>PP</sub>                 |  |                       | -0.3 to +13.5                                     | V    |             |    |
|                      | AV <sub>DD</sub>                |  |                       | -0.3 to V <sub>DD</sub> + 0.3                     | V    |             |    |
|                      | AV <sub>REF</sub>               |  |                       | -0.3 to V <sub>DD</sub> + 0.3                     | V    |             |    |
|                      | AV <sub>SS</sub>                |  |                       | -0.3 to +0.3                                      | V    |             |    |
| Input voltage        | V <sub>I1</sub>                 |  |                       | -0.3 to V <sub>DD</sub> + 0.3                     |      |             |    |
|                      | V <sub>I2</sub>                 | A9   | PROM programming mode | -0.3 to +13.5                                     | V    |             |    |
| Output voltage       | V <sub>O</sub>                  |  |                       | -0.3 to V <sub>DD</sub> + 0.3                     | V    |             |    |
| Analog input voltage | V <sub>AN</sub>                 | P10 to P17   | Analog input pins     | AV <sub>SS</sub> - 0.3 to AV <sub>REF</sub> + 0.3 | V    |             |    |
| Output current, high | I <sub>OH</sub>                 | Per pin  |                       | -10   | mA   |             |    |
|                      |                                 | Total for P10 to P17, P50 to P54, P70 to P72, P100, P101 |                       | -15   | mA   |             |    |
|                      |                                 | Total for P01 to P03, P30 to P37, P55 to P57             |                       | -15   | mA   |             |    |
| Output current, low  | I <sub>OL</sub> <sup>Note</sup> | Per pin  | Peak value            | 30  | mA   |             |    |
|                      |                                 |  | r.m.s. value          | 15  | mA   |             |    |
|                      |                                 | Total for P50 to P54                                     | Peak value            | 100   | mA   |             |    |
|                      |                                 |  | r.m.s. value          | 70  | mA   |             |    |
|                      |                                 | Total for P55 to P57                                     | Peak value            | 100   | mA   |             |    |
|                      |                                 |  | r.m.s. value          | 70  | mA   |             |    |
|                      |                                 | Total for P10 to P17, P70 to P72, P100, P101             | Peak value            | 50  | mA   |             |    |
|                      |                                 |  | r.m.s. value          | 20  | mA   |             |    |
|                      |                                 | Total for P01 to P03, P30 to P37                         | Peak value            | 50  | mA   |             |    |
|                      |                                 |  | r.m.s. value          | 20  | mA   |             |    |
|                      |                                 | Operating ambient temperature                            | T <sub>A</sub>        |   |      | -40 to +85  | °C |
|                      |                                 | Storage temperature                                      | T <sub>stg</sub>      |   |      | -65 to +150 | °C |

**Note** The r.m.s. value should be calculated as follows: [r.m.s. value] = [Peak value] × √Duty

**Caution** If the absolute maximum rating of even one of the above parameters is exceeded, the quality of the product may be degraded. The absolute maximum ratings are therefore the rated values that may, if exceeded, physically damage the product. Be sure to use the product with all the absolute maximum ratings observed.




**Remark** Unless otherwise specified, dual-function pin characteristics are the same as port pin characteristics.

**Capacitance** ( $T_A = 25^\circ\text{C}$ ,  $V_{DD} = V_{SS} = 0\text{ V}$ )

| Parameter         | Symbol   | Test Conditions  | MIN. | TYP. | MAX. | Unit |
|-------------------|----------|--|------|------|------|------|
| Input capacitance | $C_{IN}$ | $f = 1\text{ MHz}$ , Unmeasured pins returned to 0 V.    |      |      | 15   | pF   |
| I/O capacitance   | $C_{IO}$ | $f = 1\text{ MHz}$ ,<br>Unmeasured pins returned to 0 V. |      |      | 15   | pF   |

**Remark** Unless otherwise specified, dual-function pin characteristics are the same as port pin characteristics.

**Main System Clock Oscillator Characteristics** ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 1.8$  to  $5.5\text{ V}$ )

| Resonator         | Recommended Circuit  | Parameter   | Test Conditions  | MIN. | TYP. | MAX.     | Unit |
|-------------------|--|---|--|------|------|----------|------|
| Ceramic resonator |   | Oscillation frequency ( $f_X$ ) <sup>Note 1</sup>           | $V_{DD} = \text{Oscillation voltage range}$              | 1.0  |      | 5.0      | MHz  |
|                   |  | Oscillation stabilization time <sup>Note 2</sup>            | After $V_{DD}$ came to MIN. of oscillation voltage range |      |      | 4        | ms   |
| Crystal resonator |   | Oscillation frequency ( $f_X$ ) <sup>Note 1</sup>           |  | 1.0  |      | 5.0      | MHz  |
|                   |  | Oscillation stabilization time <sup>Note 2</sup>            | $V_{DD} = 4.5$ to $5.5\text{ V}$                         |      |      | 10<br>30 | ms   |
| External clock    |  | X1 input frequency ( $f_X$ ) <sup>Note 1</sup>              |  | 1.0  |      | 5.0      | MHz  |
|                   |  | X1 input high- and low-level widths ( $t_{xH}$ , $t_{xL}$ ) |  | 85   |      | 500      | ns   |

**Notes** 1. Only the oscillator characteristics are shown. For the instruction execution time, refer to **AC Characteristics**.

2. Time required for oscillation to stabilize after a reset or the STOP mode has been released.

**Caution** When using the oscillation circuit of the main system clock, wire the portion enclosed in broken lines in the figures as follows to avoid adverse influences on the wiring capacitance:

- Keep the wiring length as short as possible.
- Do not cross the wiring over other signal lines.
- Do not route the wiring in the vicinity of lines through which a high fluctuating current flows.
- Always keep the ground point of the capacitor of the oscillation circuit at the same potential as  $V_{SS}$ .
- Do not connect the power source pattern through which a high current flows.
- Do not extract signals from the oscillation circuit.

DC Characteristics (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

| Parameter                 | Symbol | Test Conditions  |   | MIN.      | TYP. | MAX.    | Unit |
|---------------------------|--------|--|---|-----------|------|---------|------|
| Input voltage, high       | VIH1   | P10 to P17, P30 to P32, P35 to P37, P50 to P57, P71        | VDD = 2.7 to 5.5 V  | 0.7VDD    |      | VDD     | V    |
|                           |        |  |   | 0.8VDD    |      | VDD     | V    |
|                           | VIH2   | P00 to P03, P33, P34, P70, P72, P100, P101, RESET          | VDD = 2.7 to 5.5 V  | 0.8VDD    |      | VDD     | V    |
|                           |        |  |   | 0.85VDD   |      | VDD     | V    |
|                           | VIH3   | X1, X2   | VDD = 2.7 to 5.5 V  | VDD - 0.5 |      | VDD     | V    |
|                           |        |  |   | VDD - 0.2 |      | VDD     | V    |
| Input voltage, low        | VIL1   | P10 to P17, P30 to P32, P35 to P37, P50 to P57, P71        | VDD = 2.7 to 5.5 V  | 0         |      | 0.3VDD  | V    |
|                           |        |  |   | 0         |      | 0.2VDD  | V    |
|                           | VIL2   | P00 to P03, P33, P34, P70, P72, P100, P101, RESET          | VDD = 2.7 to 5.5 V  | 0         |      | 0.2VDD  | V    |
|                           |        |  |   | 0         |      | 0.15VDD | V    |
|                           | VIL3   | X1, X2   | VDD = 2.7 to 5.5 V  | 0         |      | 0.4     | V    |
|                           |        |  |   | 0         |      | 0.2     | V    |
| Output voltage, high      | VOH    | VDD = 4.5 to 5.5 V, IOH = -1 mA                            |   | VDD - 1.0 |      |         | V    |
|                           |        | IOH = -100 μA  |   | VDD - 0.5 |      |         | V    |
| Output voltage, low       | VOL    | P50 to P57   | VDD = 2.0 to 4.5 V, IOL = 10 mA   |           |      | 0.8     | V    |
|                           |        |  | VDD = 4.5 to 5.5 V, IOL = 15 mA   |           | 0.4  | 2.0     | V    |
|                           |        | P01 to P03, P10 to P17, P30 to P37, P70 to P72, P100, P101 | VDD = 4.5 to 5.5 V, IOL = 1.6 mA  |           |      | 0.4     | V    |
|                           |        |  | IOL = 400 μA  |           |      | 0.5     | V    |
| Input-leak current, high  | ILIH1  | VIN = VDD  | P00 to P03, P10 to P17, P30 to P37, P50 to P57, P70 to P72, P100, P101, RESET |           |      | 3       | μA   |
|                           | ILIH2  |  | X1, X2  |           |      | 20      | μA   |
| Input-leak current, low   | ILIL1  | VIN = 0 V  | P00 to P03, P10 to P17, P30 to P37, P50 to P57, P70 to P72, P100, P101, RESET |           |      | -3      | μA   |
|                           | ILIL2  |  | X1, X2  |           |      | -20     | μA   |
| Output leak current, high | ILOH   | VOUT = VDD   |   |           |      | 3       | μA   |
| Output leak current, low  | ILOL   | VOUT = 0 V   |   |           |      | -3      | μA   |
| Software pull-up resistor | R      | VIN = 0 V  | P01 to P03, P10 to P17, P30 to P37, P50 to P57, P70 to P72, P100, P101        | 15        | 40   | 90      | kΩ   |

**Remark** Unless otherwise specified, dual-function pin characteristics are the same as port pin characteristics.

**DC Characteristics** (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

| Parameter                        | Symbol    | Test Conditions  |   | MIN. | TYP. | MAX. | Unit |
|----------------------------------|-----------|--|---|------|------|------|------|
| Supply current <sup>Note 1</sup> | IDD1      | 5.0-MHz crystal oscillation operating mode (f <sub>XX</sub> = 2.5 MHz) <sup>Note 2</sup> | V <sub>DD</sub> = 5.0 V ± 10% <sup>Note 4</sup> |      | 5.4  | 16.2 | mA   |
|                                  |           |  | V <sub>DD</sub> = 3.0 V ± 10% <sup>Note 5</sup> |      | 0.8  | 2.4  | mA   |
|                                  |           | 5.0-MHz crystal oscillation operating mode (f <sub>XX</sub> = 5.0 MHz) <sup>Note 3</sup> | V <sub>DD</sub> = 2.0 V ± 10% <sup>Note 5</sup> |      | 0.45 | 1.35 | mA   |
|                                  |           |  | V <sub>DD</sub> = 5.0 V ± 10% <sup>Note 4</sup> |      | 9.5  | 28.5 | mA   |
|                                  |           |  | V <sub>DD</sub> = 3.0 V ± 10% <sup>Note 5</sup> |      | 1.0  | 3.0  | mA   |
|                                  |           |  |   |      |      |      |      |
|                                  | IDD2      | 5.0-MHz crystal oscillation HALT mode (f <sub>XX</sub> = 2.5 MHz) <sup>Note 2</sup>      | V <sub>DD</sub> = 5.0 V ± 10%                   |      | 1.4  | 4.2  | mA   |
|                                  |           |  | V <sub>DD</sub> = 3.0 V ± 10%                   |      | 0.5  | 1.5  | mA   |
|                                  |           | 5.0-MHz crystal oscillation HALT mode (f <sub>XX</sub> = 5.0 MHz) <sup>Note 3</sup>      | V <sub>DD</sub> = 2.0 V ± 10%                   |      | 280  | 840  | μA   |
|                                  |           |  | V <sub>DD</sub> = 5.0 V ± 10%                   |      | 1.6  | 4.8  | mA   |
|                                  |           |  | V <sub>DD</sub> = 3.0 V ± 10%                   |      | 0.65 | 1.95 | mA   |
|                                  |           |  |   |      |      |      |      |
| IDD3                             | STOP mode | V <sub>DD</sub> = 5.0 V ± 10%  |   | 0.1  | 30   | μA   |      |
|                                  |           | V <sub>DD</sub> = 3.0 V ± 10%  |   | 0.05 | 10   | μA   |      |
|                                  |           | V <sub>DD</sub> = 2.0 V ± 10%  |   | 0.05 | 10   | μA   |      |

- Notes**
1. Not including AV<sub>REF</sub>, AV<sub>DD</sub> currents or port currents (including current flowing into internal pull-up resistors).
  2. f<sub>XX</sub> = f<sub>X</sub>/2 operation (when oscillation mode selection register (OSMS) is set to 00H).
  3. f<sub>XX</sub> = f<sub>X</sub> operation (when oscillation mode selection register (OSMS) is set to 01H).
  4. High-speed mode operation (when processor clock control register (PCC) is set to 00H).
  5. Low-speed mode operation (when processor clock control register (PCC) is set to 04H).

**Remark** f<sub>XX</sub>: Main system clock frequency (f<sub>X</sub> or f<sub>X</sub>/2)  
 f<sub>X</sub>: Main system clock oscillation frequency

AC Characteristics


(1) Basic Operation (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

| Parameter   | Symbol              | Test Conditions                                      | MIN.                            | TYP. | MAX. | Unit |    |
|---|---------------------|--|---------------------------------|------|------|------|----|
| Cycle time<br>(minimum instruction<br>execution time) | T <sub>CY</sub>     | f <sub>XX</sub> = f <sub>X</sub> /2 <sup>Note1</sup> | V <sub>DD</sub> = 2.7 to 5.5 V  | 0.8  |      | 64   | μs |
|   |                     |  |                                 | 2.0  |      | 64   | μs |
|   |                     | f <sub>XX</sub> = f <sub>X</sub> / <sup>Note2</sup>  | 3.5 V - V <sub>DD</sub> - 5.5 V | 0.4  |      | 32   | μs |
|   |                     |  | 2.7 V - V <sub>DD</sub> < 3.5 V | 0.8  |      | 32   | μs |
| TI5, TI6<br>input frequency                           | f <sub>TI</sub>     | V <sub>DD</sub> = 4.5 to 5.5 V                       | 0                               |      | 4    | MHz  |    |
|   |                     |  | 0                               |      | 275  | kHz  |    |
| TI5, TI6 input high-/<br>low-level widths             | t <sub>TIH</sub> ,  | V <sub>DD</sub> = 4.5 to 5.5 V                       | 100                             |      |      | ns   |    |
|   | t <sub>TIL</sub>    |  | 1.8                             |      |      | μs   |    |
| Interrupt input high-/<br>low-level widths            | t <sub>INTH</sub> , | V <sub>DD</sub> = 2.7 to 5.5 V                       | 10                              |      |      | μs   |    |
|   | t <sub>INTL</sub>   |  | 20                              |      |      | μs   |    |
| RESET low-level width                                 | t <sub>RSL</sub>    | V <sub>DD</sub> = 2.7 to 5.5 V                       | 10                              |      |      | μs   |    |
|   |                     |  | 20                              |      |      | μs   |    |


- Notes**
1. When oscillation mode selection register (OSMS) is set to 00H.
  2. When OSMS is set to 01H.

**Remark** f<sub>XX</sub>: Main system clock frequency (f<sub>X</sub> or f<sub>X</sub>/2)  
 f<sub>X</sub>: Main system clock oscillation frequency

**T<sub>CY</sub> vs V<sub>DD</sub>**  
 (Main System Clock f<sub>XX</sub> = f<sub>X</sub>/2 Operation)



**T<sub>CY</sub> vs V<sub>DD</sub>**  
 (Main System Clock f<sub>XX</sub> = f<sub>X</sub> Operation)



(2) Serial Interface (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

(a) 3-wired serial I/O mode ( $\overline{\text{SCK2}}$  ... internal clock output)

| Parameter  | Symbol             | Test Conditions                 | MIN.                     | TYP. | MAX. | Unit |
|--|--------------------|---------------------------------|--------------------------|------|------|------|
| $\overline{\text{SCK2}}$ cycle time                | t <sub>KCY1</sub>  | 4.5 V - V <sub>DD</sub> - 5.5 V | 800                      |      |      | ns   |
|  |                    | 2.7 V - V <sub>DD</sub> < 4.5 V | 1600                     |      |      | ns   |
|  |                    | 2.0 V - V <sub>DD</sub> < 2.7 V | 3200                     |      |      | ns   |
|  |                    |                                 | 4800                     |      |      | ns   |
| $\overline{\text{SCK2}}$ high-/low-level width     | t <sub>KH1</sub> , | V <sub>DD</sub> = 4.5 to 5.5 V  | t <sub>KCY1</sub> /2-50  |      |      | ns   |
|  | t <sub>KL1</sub>   |                                 | t <sub>KCY1</sub> /2-100 |      |      | ns   |
| SI2 setup time (to $\overline{\text{SCK2}}$ ↑)     | t <sub>SIK1</sub>  | 4.5 V - V <sub>DD</sub> - 5.5 V | 100                      |      |      | ns   |
|  |                    | 2.7 V - V <sub>DD</sub> < 4.5 V | 150                      |      |      | ns   |
|  |                    | 2.0 V - V <sub>DD</sub> < 2.7 V | 300                      |      |      | ns   |
|  |                    |                                 | 400                      |      |      | ns   |
| SI2 hold time (from $\overline{\text{SCK2}}$ ↑)    | t <sub>KSI1</sub>  |                                 | 400                      |      |      | ns   |
| $\overline{\text{SCK2}}$ ↓ → SO2 output delay time | t <sub>KSO1</sub>  | C = 100 pF <sup>Note</sup>      |                          |      | 300  | ns   |

**Note** C is the  $\overline{\text{SCK2}}$ , SO2 output line load capacitance.

(b) 3-wired serial I/O mode ( $\overline{\text{SCK2}}$  ... external clock input)

| Parameter  | Symbol             | Test Conditions                 | MIN.                            | TYP. | MAX. | Unit |    |
|--|--------------------|---------------------------------|---------------------------------|------|------|------|----|
| $\overline{\text{SCK2}}$ cycle time                | t <sub>KCY2</sub>  | 4.5 V - V <sub>DD</sub> - 5.5 V | 800                             |      |      | ns   |    |
|  |                    | 2.7 V - V <sub>DD</sub> < 4.5 V | 1600                            |      |      | ns   |    |
|  |                    | 2.0 V - V <sub>DD</sub> < 2.7 V | 3200                            |      |      | ns   |    |
|  |                    |                                 | 4800                            |      |      | ns   |    |
| $\overline{\text{SCK2}}$ high-/low-level width     | t <sub>KH2</sub> , | 4.5 V - V <sub>DD</sub> - 5.5 V | 400                             |      |      | ns   |    |
|  |                    | t <sub>KL2</sub>                | 2.7 V - V <sub>DD</sub> < 4.5 V | 800  |      |      | ns |
|  |                    |                                 | 2.0 V - V <sub>DD</sub> < 2.7 V | 1600 |      |      | ns |
|  |                    |                                 |                                 | 2400 |      |      | ns |
| SI2 setup time (to $\overline{\text{SCK2}}$ ↑)     | t <sub>SIK2</sub>  | V <sub>DD</sub> = 2.0 to 5.5 V  | 100                             |      |      | ns   |    |
|  |                    |                                 | 150                             |      |      | ns   |    |
| SI2 hold time (from $\overline{\text{SCK2}}$ ↑)    | t <sub>KSI2</sub>  |                                 | 400                             |      |      | ns   |    |
| $\overline{\text{SCK2}}$ ↓ → SO2 output delay time | t <sub>KSO2</sub>  | C = 100 pF <sup>Note</sup>      | V <sub>DD</sub> = 2.0 to 5.5 V  |      | 300  | ns   |    |
|  |                    |                                 |                                 |      | 500  | ns   |    |
| $\overline{\text{SCK2}}$ rise, fall time           | t <sub>R2</sub> ,  |                                 |                                 |      | 1000 | ns   |    |
|  | t <sub>F2</sub>    |                                 |                                 |      |      |      |    |

**Note** C is the SO2 output line load capacitance.




(c) UART mode (Dedicated baud rate generator output)

| Parameter     | Symbol | Test Conditions                 | MIN. | TYP. | MAX.  | Unit |
|---------------|--------|---------------------------------|------|------|-------|------|
| Transfer rate |        | 4.5 V - V <sub>DD</sub> - 5.5 V |      |      | 78125 | bps  |
|               |        | 2.7 V - V <sub>DD</sub> < 4.5 V |      |      | 39063 | bps  |
|               |        | 2.0 V - V <sub>DD</sub> < 2.7 V |      |      | 19531 | bps  |
|               |        |                                 |      |      | 9766  | bps  |


(d) UART mode (External clock input)

| Parameter                  | Symbol             | Test Conditions                 | MIN. | TYP. | MAX.  | Unit |
|----------------------------|--------------------|---------------------------------|------|------|-------|------|
| ASCK cycle time            | t <sub>KCY3</sub>  | 4.5 V - V <sub>DD</sub> - 5.5 V | 800  |      |       | ns   |
|                            |                    | 2.7 V - V <sub>DD</sub> < 4.5 V | 1600 |      |       | ns   |
|                            |                    | 2.0 V - V <sub>DD</sub> < 2.7 V | 3200 |      |       | ns   |
|                            |                    |                                 | 4800 |      |       | ns   |
| ASCK high-/low-level width | t <sub>KH3</sub> , | 4.5 V - V <sub>DD</sub> - 5.5 V | 400  |      |       | ns   |
|                            | t <sub>KL3</sub>   | 2.7 V - V <sub>DD</sub> < 4.5 V | 800  |      |       | ns   |
|                            |                    | 2.0 V - V <sub>DD</sub> < 2.7 V | 1600 |      |       | ns   |
|                            |                    |                                 | 2400 |      |       | ns   |
| Transfer rate              |                    | 4.5 V - V <sub>DD</sub> - 5.5 V |      |      | 39063 | bps  |
|                            |                    | 2.7 V - V <sub>DD</sub> < 4.5 V |      |      | 19531 | bps  |
|                            |                    | 2.0 V - V <sub>DD</sub> < 2.7 V |      |      | 9766  | bps  |
|                            |                    |                                 |      |      | 6510  | bps  |
| ASCK rise, fall time       | t <sub>R3</sub> ,  |                                 |      |      | 1000  | ns   |
|                            | t <sub>F3</sub>    |                                 |      |      |       |      |


AC Timing Test Point (Excluding X1 Input)



Clock Timing




T1 Timing




Serial Transfer Timing

3-wired serial I/O mode:



UART mode (external clock input):



**A/D Converter Characteristics** ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $AV_{DD} = V_{DD} = 2.7$  to  $5.5$  V,  $AV_{SS} = V_{SS} = 0$  V)

| Parameter                         | Symbol      | Test Conditions                     | MIN.        | TYP. | MAX.       | Unit |
|-----------------------------------|-------------|-------------------------------------|-------------|------|------------|------|
| Resolution                        |             |                                     | 8           | 8    | 8          | bit  |
| Total error <sup>Note</sup>       |             | $2.7\text{ V} - AV_{REF} - AV_{DD}$ |             |      | 1.4        | %    |
| Conversion time                   | $t_{CONV}$  |                                     | 19.1        |      | 200        | μs   |
| Sampling time                     | $t_{SAMP}$  |                                     | $12/f_{xx}$ |      |            | μs   |
| Analog input voltage              | $V_{IAN}$   |                                     | $AV_{SS}$   |      | $AV_{REF}$ | V    |
| Reference voltage                 | $AV_{REF}$  |                                     | 2.7         |      | $AV_{DD}$  | V    |
| $AV_{REF}$ - $AV_{SS}$ resistance | $R_{AIREF}$ |                                     | 4           | 14   |            | kΩ   |

**Note** Excluding quantization error ( $\pm 1/2$  LSB). Shown as a percentage of the full scale value.

**Remark**  $f_{xx}$ : Main system clock frequency ( $f_x$  or  $f_x/2$ )

$f_x$ : Main system clock oscillation frequency


**Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics** (TA = -40 to +85°C)

| Parameter                           | Symbol            | Test Conditions                      | MIN. | TYP.                            | MAX. | Unit |
|-------------------------------------|-------------------|--------------------------------------|------|---------------------------------|------|------|
| Data retention supply voltage       | V <sub>DDDR</sub> |                                      | 1.8  |                                 | 5.5  | V    |
| Data retention supply current       | I <sub>DDDR</sub> | V <sub>DDDR</sub> = 1.8 V            |      | 0.1                             | 10   | μA   |
| Release signal set time             | t <sub>SREL</sub> |                                      | 0    |                                 |      | μs   |
| Oscillation stabilization wait time | t <sub>WAIT</sub> | Release by $\overline{\text{RESET}}$ |      | 2 <sup>17</sup> /f <sub>x</sub> |      | ms   |
|                                     |                   | Release by interrupt                 |      | <b>Note</b>                     |      | ms   |


**Note** 2<sup>12</sup>/f<sub>XX</sub> or 2<sup>14</sup>/f<sub>XX</sub> to 2<sup>17</sup>/f<sub>XX</sub> can be selected by bit 0 to bit 2 (OSTS0 to OSTS2) of oscillation stabilization time selection register (OSTS).

**Remark** f<sub>XX</sub>: Main system clock frequency (f<sub>x</sub> or f<sub>x</sub>/2)  
 f<sub>x</sub>: Main system clock oscillation frequency


**Data Retention Timing (STOP mode released by  $\overline{\text{RESET}}$ )**




**Data Retention Timing (Standby release signal: STOP mode released by interrupt request signal)**



**Interrupt Input Timing**



**$\overline{\text{RESET}}$  Input Timing**



**PROM Programming Characteristics**

**DC Characteristics**

(1) **PROM Write Mode** ( $T_A = 25 \pm 5\frac{1}{2}C$ ,  $V_{DD} = 6.5 \pm 0.25 V$ ,  $V_{PP} = 12.5 \pm 0.3 V$ )

| Parameter               | Symbol   | Symbol <sup>Note</sup> | Test Conditions           | MIN.           | TYP. | MAX.        | Unit |
|-------------------------|----------|------------------------|---------------------------|----------------|------|-------------|------|
| Input voltage, high     | $V_{IH}$ | $V_{IH}$               |                           | $0.7V_{DD}$    |      | $V_{DD}$    | V    |
| Input voltage, low      | $V_{IL}$ | $V_{IL}$               |                           | 0              |      | $0.3V_{DD}$ | V    |
| Output voltage, high    | $V_{OH}$ | $V_{OH}$               | $I_{OH} = -1 \text{ mA}$  | $V_{DD} - 1.0$ |      |             | V    |
| Output voltage, low     | $V_{OL}$ | $V_{OL}$               | $I_{OL} = 1.6 \text{ mA}$ |                |      | 0.4         | V    |
| Input leakage current   | $I_{LI}$ | $I_{LI}$               | $0 - V_{IN} - V_{DD}$     | -10            |      | +10         | μA   |
| $V_{PP}$ supply voltage | $V_{PP}$ | $V_{PP}$               |                           | 12.2           | 12.5 | 12.8        | V    |
| $V_{DD}$ supply voltage | $V_{DD}$ | $V_{CC}$               |                           | 6.25           | 6.5  | 6.75        | V    |
| $V_{PP}$ supply current | $I_{PP}$ | $I_{PP}$               | $\overline{PGM} = V_{IL}$ |                |      | 50          | mA   |
| $V_{DD}$ supply current | $I_{DD}$ | $I_{CC}$               |                           |                |      | 50          | mA   |

(2) **PROM Read Mode** ( $T_A = 25 \pm 5\frac{1}{2}C$ ,  $V_{DD} = 5.0 \pm 0.5 V$ ,  $V_{PP} = V_{DD} \pm 0.6 V$ )

| Parameter               | Symbol    | Symbol <sup>Note</sup> | Test Conditions                                   | MIN.           | TYP.     | MAX.           | Unit |
|-------------------------|-----------|------------------------|---|----------------|----------|----------------|------|
| Input voltage, high     | $V_{IH}$  | $V_{IH}$               |   | $0.7V_{DD}$    |          | $V_{DD}$       | V    |
| Input voltage, low      | $V_{IL}$  | $V_{IL}$               |   | 0              |          | $0.3V_{DD}$    | V    |
| Output voltage, high    | $V_{OH1}$ | $V_{OH1}$              | $I_{OH} = -1 \text{ mA}$                          | $V_{DD} - 1.0$ |          |                | V    |
|                         | $V_{OH2}$ | $V_{OH2}$              | $I_{OH} = -100 \mu\text{A}$                       | $V_{DD} - 0.5$ |          |                | V    |
| Output voltage, low     | $V_{OL}$  | $V_{OL}$               | $I_{OL} = 1.6 \text{ mA}$                         |                |          | 0.4            | V    |
| Input leakage current   | $I_{LI}$  | $I_{LI}$               | $0 - V_{IN} - V_{DD}$                             | -10            |          | +10            | μA   |
| Output leakage current  | $I_{LO}$  | $I_{LO}$               | $0 - V_{OUT} - V_{DD}$ , $\overline{OE} = V_{IH}$ | -10            |          | +10            | μA   |
| $V_{PP}$ supply voltage | $V_{PP}$  | $V_{PP}$               |   | $V_{DD} - 0.6$ | $V_{DD}$ | $V_{DD} + 0.6$ | V    |
| $V_{DD}$ supply voltage | $V_{DD}$  | $V_{CC}$               |   | 4.5            | 5.0      | 5.5            | V    |
| $V_{PP}$ supply current | $I_{PP}$  | $I_{PP}$               | $V_{PP} = V_{DD}$                                 |                |          | 100            | μA   |
| $V_{DD}$ supply current | $I_{DD}$  | $I_{CCA1}$             | $\overline{CE} = V_{IL}$ , $V_{IN} = V_{IH}$      |                |          | 50             | mA   |

**Note** Corresponding μPD27C1001A symbol.

AC Characteristics

(1) PROM Write Mode

(a) Page program mode ( $T_A = 25 \pm 5/2^\circ\text{C}$ ,  $V_{DD} = 6.5 \pm 0.25\text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3\text{ V}$ )

| Parameter   | Symbol            | Symbol <sup>Note</sup> | Test Conditions | MIN.  | TYP. | MAX.  | Unit |
|---|-------------------|------------------------|-----------------|-------|------|-------|------|
| Address setup time (to $\overline{\text{OE}} \downarrow$ )                | t <sub>AS</sub>   | t <sub>AS</sub>        |                 | 2     |      |       | μs   |
| $\overline{\text{OE}}$ setup time   | t <sub>OES</sub>  | t <sub>OES</sub>       |                 | 2     |      |       | μs   |
| $\overline{\text{CE}}$ setup time (to $\overline{\text{OE}} \downarrow$ ) | t <sub>CES</sub>  | t <sub>CES</sub>       |                 | 2     |      |       | μs   |
| Input data setup time (to $\overline{\text{OE}} \downarrow$ )             | t <sub>DS</sub>   | t <sub>DS</sub>        |                 | 2     |      |       | μs   |
| Address hold time (from $\overline{\text{OE}} \uparrow$ )                 | t <sub>AH</sub>   | t <sub>AH</sub>        |                 | 2     |      |       | μs   |
|   | t <sub>AHL</sub>  | t <sub>AHL</sub>       |                 | 2     |      |       | μs   |
|   | t <sub>AHV</sub>  | t <sub>AHV</sub>       |                 | 0     |      |       | μs   |
| Input data hold time (from $\overline{\text{OE}} \uparrow$ )              | t <sub>DH</sub>   | t <sub>DH</sub>        |                 | 2     |      |       | μs   |
| $\overline{\text{OE}} \uparrow \rightarrow$ Data output float delay time  | t <sub>DF</sub>   | t <sub>DF</sub>        |                 | 0     |      | 250   | ns   |
| V <sub>PP</sub> setup time (to $\overline{\text{OE}} \downarrow$ )        | t <sub>VPS</sub>  | t <sub>VPS</sub>       |                 | 1.0   |      |       | ms   |
| V <sub>DD</sub> setup time (to $\overline{\text{OE}} \downarrow$ )        | t <sub>VDS</sub>  | t <sub>VCS</sub>       |                 | 1.0   |      |       | ms   |
| Program pulse width   | t <sub>PW</sub>   | t <sub>PW</sub>        |                 | 0.095 | 0.1  | 0.105 | ms   |
| $\overline{\text{OE}} \downarrow \rightarrow$ Valid data delay time       | t <sub>OE</sub>   | t <sub>OE</sub>        |                 |       |      | 1     | μs   |
| $\overline{\text{OE}}$ pulse width during data latching                   | t <sub>LW</sub>   | t <sub>LW</sub>        |                 | 1     |      |       | μs   |
| $\overline{\text{PGM}}$ setup time  | t <sub>PGMS</sub> | t <sub>PGMS</sub>      |                 | 2     |      |       | μs   |
| $\overline{\text{CE}}$ hold time  | t <sub>CEH</sub>  | t <sub>CEH</sub>       |                 | 2     |      |       | μs   |
| $\overline{\text{OE}}$ hold time  | t <sub>OEH</sub>  | t <sub>OEH</sub>       |                 | 2     |      |       | μs   |

(b) Byte program mode ( $T_A = 25 \pm 5/2^\circ\text{C}$ ,  $V_{DD} = 6.5 \pm 0.25\text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3\text{ V}$ )

| Parameter  | Symbol           | Symbol <sup>Note</sup> | Test Conditions | MIN.  | TYP. | MAX.  | Unit |
|--|------------------|------------------------|-----------------|-------|------|-------|------|
| Address setup time (to $\overline{\text{PGM}} \downarrow$ )                | t <sub>AS</sub>  | t <sub>AS</sub>        |                 | 2     |      |       | μs   |
| $\overline{\text{OE}}$ setup time  | t <sub>OES</sub> | t <sub>OES</sub>       |                 | 2     |      |       | μs   |
| $\overline{\text{CE}}$ setup time (to $\overline{\text{PGM}} \downarrow$ ) | t <sub>CES</sub> | t <sub>CES</sub>       |                 | 2     |      |       | μs   |
| Input data setup time (to $\overline{\text{PGM}} \downarrow$ )             | t <sub>DS</sub>  | t <sub>DS</sub>        |                 | 2     |      |       | μs   |
| Address hold time (from $\overline{\text{OE}} \uparrow$ )                  | t <sub>AH</sub>  | t <sub>AH</sub>        |                 | 2     |      |       | μs   |
| Input data hold time (from $\overline{\text{PGM}} \uparrow$ )              | t <sub>DH</sub>  | t <sub>DH</sub>        |                 | 2     |      |       | μs   |
| $\overline{\text{OE}} \uparrow \rightarrow$ Data output float delay time   | t <sub>DF</sub>  | t <sub>DF</sub>        |                 | 0     |      | 250   | ns   |
| V <sub>PP</sub> setup time (to $\overline{\text{PGM}} \downarrow$ )        | t <sub>VPS</sub> | t <sub>VPS</sub>       |                 | 1.0   |      |       | ms   |
| V <sub>DD</sub> setup time (to $\overline{\text{PGM}} \downarrow$ )        | t <sub>VDS</sub> | t <sub>VCS</sub>       |                 | 1.0   |      |       | ms   |
| Program pulse width  | t <sub>PW</sub>  | t <sub>PW</sub>        |                 | 0.095 | 0.1  | 0.105 | ms   |
| $\overline{\text{OE}} \downarrow \rightarrow$ Valid data delay time        | t <sub>OE</sub>  | t <sub>OE</sub>        |                 |       |      | 1     | μs   |
| $\overline{\text{OE}}$ hold time   | t <sub>OEH</sub> | —                      |                 | 2     |      |       | μs   |

**Note** Corresponding μPD27C1001A symbol.



**(2) PROM Read Mode** ( $T_A = 25 \pm 5/2^\circ\text{C}$ ,  $V_{DD} = 5.0 \pm 0.5\text{ V}$ ,  $V_{PP} = V_{DD} \pm 0.6\text{ V}$ )

| Parameter  | Symbol           | Symbol <sup>Note</sup> | Test Conditions  | MIN. | TYP. | MAX. | Unit |
|--|------------------|------------------------|--|------|------|------|------|
| Address $\uparrow$ → Data output float delay time                | t <sub>ACC</sub> | t <sub>ACC</sub>       | $\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$ |      |      | 800  | ns   |
| $\overline{\text{CE}} \downarrow$ → Valid output delay time      | t <sub>CE</sub>  | t <sub>CE</sub>        | $\overline{\text{OE}} = V_{IL}$                        |      |      | 800  | ns   |
| $\overline{\text{OE}} \downarrow$ → Valid output delay time      | t <sub>OE</sub>  | t <sub>OE</sub>        | $\overline{\text{CE}} = V_{IL}$                        |      |      | 200  | ns   |
| $\overline{\text{OE}} \downarrow$ → Data output float delay time | t <sub>DF</sub>  | t <sub>DF</sub>        | $\overline{\text{CE}} = V_{IL}$                        | 0    |      | 60   | ns   |
| Address → Data hold time   | t <sub>OH</sub>  | t <sub>OH</sub>        | $\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$ | 0    |      |      | ns   |


**Note** Corresponding μPD27C1001A symbol.

**(3) PROM Programming Mode** ( $T_A = 25/2^\circ\text{C}$ ,  $V_{SS} = 0\text{ V}$ )

| Parameter                        | Symbol           | Test Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------------------|------------------|-----------------|------|------|------|------|
| PROM programming mode setup time | t <sub>SMA</sub> |                 | 10   |      |      | μs   |




**PROM Write Mode Timing (byte program mode)**



- Cautions**
1.  $V_{DD}$  should be applied before  $V_{PP}$ , and removed after  $V_{PP}$ .
  2.  $V_{PP}$  must not exceed +13.5 V including overshoot.
  3. Reliability may be adversely affected if removal/reinsertion is performed while + 12.5 V is being applied to  $V_{PP}$ .

**PROM Read Mode Timing**



- Notes**
1. If you want to read within the range of  $t_{ACC}$ , make the  $\overline{OE}$  input delay time from the fall of  $\overline{CE}$  a maximum of  $t_{ACC} - t_{OE}$ .
  2.  $t_{DF}$  is the time from when either  $\overline{OE}$  or  $\overline{CE}$  first reaches  $V_{IH}$ .

**PROM Programming Mode Setting Timing**

