


Maximum Ratings

DC Supply Voltage	-0.5 to +6.0 Vdc
Input Voltage Relative to Ground (all inputs)	-0.5 to $V_{CC} + 0.5$ Vdc
Operating Temperature	-55°C to 100°C
Storage Temperature	-65°C to 125°C
Thermal Resistance (θ_{JC})	30°C/W

Important:

Refer to Appnote 18, "Using and Handling Intelligent Displays" at www.infineon.com/opto or in the 1997-1998 Siemens Optoelectronics Data Book. Since this is a CMOS device, normal precautions should be taken to avoid static damage.

Figure 6. Top View



Pin Assignments

1	\overline{RD}	Read	11	\overline{WR}	Write
2	CLK I/O	Clock I/O	12	D7	Data MSB
3	\overline{CLKSEL}	Clock Select	13	D6	Data
4	\overline{RST}	Reset	14	D5	Data
5	CE1	Chip Enable	15	D4	Data
6	$\overline{CE0}$	Chip Enable	16	D3	Data
7	A2	Address MSB	17	D2	Data
8	A1	Address	18	D1	Data
9	A0	Address LSB	19	D0	Data LSB
10	GND	—	20	V_{CC}	—

DC Characteristics

Parameter	-55°C			+25°C			+100°C			Units	Condition
	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
I_{CC} Blank (all inputs low)	—	4.0	10	—	2.0	5.0	—	1.0	2.5	mA	$V_{CC}=5.0$ V
I_{CC} 80 dots/units (100% brightness)	—	220	250	—	160	190	—	125	160	mA	$V_{CC}=5.0$ V
I_{IL} (all inputs)	—	70	120	—	60	100	—	50	80	μ A	$V_{IH}=0.8$ V, $V_{CC}=5.0$ V
V_{IH} (all inputs)	2.0	—	—	2.0	—	—	2.0	—	—	V	$V_{CC}=5.0$ V ± 0.5 V
V_{IL} (all inputs)	—	—	0.8	—	—	0.8	—	—	0.8	V	$V_{CC}=5.0$ V ± 0.5 V

Figure 7. Timing Characteristics—Data "Write" Cycle





Figure 8. Timing Characteristics—Data "Read" Cycle



Notes:

1. All input voltages are $V_{IL}=0.8$ V, $V_{IH}=2.0$ V.
2. These waveforms are not edge triggered.

Optical Characteristics

High Efficiency Red IPD2545A

Description	Symbol	Min.	Typ. ⁽⁴⁾	Units	Test Condition
Peak Luminous Intensity per LED ^(1,3) (Character Average)	I_{Vave}	75	150	μcd	$V_{CC}=5.0\text{ V}$, # sign "ON" on all digits at full brightness, $T_A=25^\circ\text{C}$
Peak Wavelength	λ_{peak}	—	635	nm	—
Dominant Wavelength ⁽²⁾	λ_{dom}	—	626	nm	—

High Efficiency Green IPD2547A

Description	Symbol	Min.	Typ. ⁽⁴⁾	Units	Test Condition
Peak Luminous Intensity per LED ^(1,3) (Character Average)	I_{Vave}	75	150	μcd	$V_{CC}=5.0\text{ V}$, # sign "ON" on all digits at full brightness, $T_A=25^\circ\text{C}$
Peak Wavelength	λ_{peak}	—	568	nm	—
Dominant Wavelength ⁽²⁾	λ_{dom}	—	574	nm	—

Yellow IPD2548A

Description	Symbol	Min.	Typ. ⁽⁴⁾	Units	Test Condition
Peak Luminous Intensity per LED ^(1,3) (Character Average)	I_{Vave}	75	150	μcd	$V_{CC}=5.0\text{ V}$, # sign "ON" on all digits at full brightness, $T_A=25^\circ\text{C}$
Peak Wavelength	λ_{peak}	—	585	nm	—
Dominant Wavelength ⁽²⁾	λ_{dom}	—	590	nm	—

Notes:

- The displays are categorized for luminous intensity with the intensity category designated by a letter code on the bottom of the package.
- Dominant wavelength λ_{dom} is derived from the CIE chromaticity diagram and represents the single wavelength which defines the color of the device.
- The luminous sterance of the LED may be calculated using the following relationships.

$$LV (\text{cd}/\text{m}^2) = IV (\text{Candela})/A (\text{Meter})^2$$

$$LV (\text{Footlamberts}) = \pi IV (\text{Candela})/A (\text{Foot})^2$$

$$A = 8.4 \times 10^{-7} \text{ ft}^2, 7.8 \times 10^{-8} \text{ m}^2$$
- All typical values specified at $V_{CC}=5.0\text{ V}$ and $T_A=25^\circ\text{C}$ unless otherwise noted.

Pin Definitions

Pin	Function	Definition
1	$\overline{\text{RD}}$	Active low, will enable a processor to read all registers.
2	CLK I/O	If CLK SEL (pin 3) is low, then expect an external clock source into this pin. If CLK SEL is high, then this pin will be the master or source for all other devices which have CLK SEL low.
3	$\overline{\text{CLKSEL}}$	CLock SElect determines the action of pin 2, CLK I/O. See section on Cascading for an example.
4	$\overline{\text{RST}}$	Reset. Must be held low until $V_{CC} > 4.5\text{ V}$. Reset is used only to synchronize blinking and will not clear the display.
5	CE1	Chip enable (active high).
6	$\overline{\text{CE0}}$	Chip enable (active low).
7	A2	Address input (MSB).
8	A1	Address input.

Pin Definitions (continued)

Pin	Function	Definition
9	A0	Address input (LSB).
10	GND	Ground.
11	$\overline{\text{WR}}$	Write. Active low. If the device is selected, a low on the write input loads the data into memory.
12	D7	Data Bus bit 7 (MSB).
13	D6	Data Bus bit 6.
14	D5	Data Bus bit 5.
15	D4	Data Bus bit 4.
16	D3	Data Bus bit 3.
17	D2	Data Bus bit 2.
18	D1	Data Bus bit 1.
19	D0	Data Bus bit 0 (LSB).
20	V_{CC}	Positive power pin.

Switching Specifications ($V_{CC}=4.5\text{ V}$)

Write Cycle Timing					
Parameter	Description	Specification Minimum			
		-55°C	+25°C	+100°C	Units
$T_{CLR}^{(1)}$	Clear RAM	1.0	1.0	1.0	μs
$T_{CLR D}^{(1)}$	Clear RAM Disable	1.0	1.0	1.0	μs
T_{AS}	Address Setup	10	10	10	ns
T_{CES}	Chip Enable Setup	0	0	0	ns
T_{RS}	Read Enable Setup	10	10	10	ns
T_{DS}	Data Setup	20	30	50	ns
T_W	Write Pulse	60	70	90	ns
T_{AH}	Address Hold	20	30	40	ns
T_{DH}	Data Hold	20	30	40	ns
T_{CEH}	Chip Enable Hold	0	0	0	ns
T_{RH}	Read Enable Hold	20	30	40	ns
T_{ACC}	Total Access Time = Setup Time + Write Time + Hold Time	90	110	140	ns


Switching specifications ($V_{CC}=4.5\text{ V}$)

Read Cycle Timing					
Parameter	Description	Specification Minimum			
		-55°C	+25°C	+100°C	Units
T_{AS}	Address Setup	0	0	0	ns
T_{CES}	Chip Enable	0	0	0	ns
T_{WS}	Write Enable Setup	20	30	40	ns
T_{DD}	Data Delay Time	100	150	175	ns
T_R	Read Pulse	150	175	200	ns
T_{AH}	Address Hold	0	0	0	ns
T_{DH}	Data Hold	0	0	0	ns
T_{TRI}	Time to Tristate (Max. time)	30	40	50	ns
T_{CEH}	Chip Enable Hold	0	0	0	ns
T_{WH}	Write Enable Hold	30	40	50	ns
T_{RACC}	Total Access Time = Setup Time + Read Time + Time to Tristate	200	245	290	ns
$T_{WAIT}^{(1)}$	Wait Time between Reads	0	0	0	ns

Notes:

- 1) Wait 1.0 μs between any Reads or Writes after writing a Control Word with a Clear (D7=1). Wait 1.0 μs between any Reads or Writes after Clearing a Control Word with a Clear (D7=0). All other Reads and Writes can be back to back.
- 2) All input voltages are ($V_{IL}=0.8\text{ V}$, $V_{IH}=2.0\text{ V}$)
- 3) Data out voltages are measured with 100 pF on the data bus and the ability to source = -40 μA and sink=1.6 mA The rise and fall times are 60 ns. $V_{OL}=0.4\text{ V}$, $V_{OH}=2.4\text{ V}$.

Figure 9. Block Diagram



Functional Description

The block diagram (Figure 4) includes 5 major blocks and internal registers (indicated by dotted lines).

Display Memory consists of a 5 x 8 bit RAM block. Each of the four 8-bit words holds the 7-bits of ASCII data (bits D0–D6) and an attribute select bit (Bit D7). The fifth 8-bit memory word is used as a control word register. A detailed description of the control register and its functions can be found under the heading Control Word. Each 8-bit word is addressable and can be read from or written to.

Mode Selection

$\overline{CE0}$	CE1	\overline{RD}	\overline{WR}	Operation
0	1	0	0	None
1	X	X	X	None
X	0	X	X	None
X	X	1	1	None

0=Low logic level, 1=High logic level, X=Don't care

Data Input Commands

$\overline{CE0}$	CE1	\overline{RD}	\overline{WR}	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Operation
1	0	X	X	X	X	X	X	X	X	X	X	X	X	X	No Change
0	1	0	1	1	0	0	X	X	X	X	X	X	X	X	Read Digit 0 Data to Bus
0	1	1	0	1	0	0	0	0	1	0	0	1	0	0	(\$) Written to Digit 0
0	1	1	0	1	0	1	0	1	0	1	0	1	1	1	(W) Written to Digit 1
0	1	1	0	1	1	0	0	1	1	0	0	1	1	0	(f) Written to Digit 2
0	1	1	0	1	1	1	0	0	1	1	0	0	1	1	(3) Written to Digit 3
0	1	1	0	1	0	0	1	X	X	X	X	X	X	X	Char. Written to Digit 0 and Cursor Enabled

The **Control Logic** dictates all of the features of the display device and is discussed in the Control Word section of this data sheet.

The **Character Generator** converts the 7-bit ASCII data into the proper dot pattern for the 128 characters shown in the character set chart.

The **Clock Source** can originate either from the internal oscillator clock or from an external source—usually from the output of another IPD2545/7/8A in a multiple module display.

The **Display Multiplexer** controls all display output to the digit drivers so no additional logic is required for a display system.

The **Column Drivers** are connected directly to the display.

The **Display** has four digits. Each of the four digits is comprised of 35 LEDs in a 5 x 7 dot array which makes up the alphanumeric characters.

The intensity of the display can be varied by the Control Word in steps of 0% (Blank), 25%, 50%, and full brightness.

Microprocessor Interface

The interface to the microprocessor is through the address lines. (A0–A2), the data bus (D0–D7), two chip select lines ($\overline{CE0}$, CE1), and read (\overline{RD}) and write (\overline{WR}) lines.

The $\overline{CE0}$ should be held low when executing a read, or write operation. CE1 must be held high.

The read and write lines are both active low. During a valid read the data lines (D0–D7) become outputs. A valid write will enable the data lines as inputs.

Input Buffering

If a cable length of 6 inches or more is used, all inputs to the display should be buffered with a tri-state non-inverting buffer mounted as close to the display as conveniently possible. Recommended buffers are: 74LS245 for the data lines and 74LS244 for the control lines.

Programming the IPD2545/7/8A

There are five registers within the IPD2545/7/8A display. Four of these registers are used to hold the ASCII/attribute code of the four display characters. The fifth register is the Control Word, which is used to blink, blank, clear, or dim the entire display, or to change the presentation (attributes) of individual characters.


Addressing

The addresses within the display device are shown below. Digit 0 is the rightmost digit of the display, while Digit 3 is on the left. Although there is only one Control Word, it is duplicated at the four address locations 0-3. Data can be read from any of these locations. When one of these locations is written to, all of them will change together.

Address			Contents
A2	A1	A0	
0	X	X	Control Word
1	0	0	Digit 0 (rightmost)
1	0	1	Digit 1
1	1	0	Digit 2
1	1	1	Digit 3 (leftmost)

Bit D7 of any of the display digit locations is used to allow an attribute to be assigned to that digit. The attributes are discussed in the next section. If Bit D7 is set to a one, that character will be displayed using the attribute. If bit D7 is cleared, the character will display normally.

Figure 10. Control Word Format



Control Word

When address bit A2 is taken low, the Control Word is accessed. The same Control Word appears in all four of the lower address spaces of the display. Through the Control Word, the display can be cleared, the lamps can be tested, display brightness can be selected, and attributes can be set for any characters which have been loaded with their most significant bit (D7) set high.

Brightness (D0, D1): The state of the lower two bits of the Control Word are used to set the brightness of the entire display, from 0% to 100%. The table below shows the correspondence of these bits to the brightness.

D7	D6	D5	D4	D3	D2	D1	D0	Operation
0	0	X	X	X	X	0	0	Blank
0	0	X	X	X	X	0	1	25% brightness
0	0	X	X	X	X	1	0	50% brightness
0	0	X	X	X	X	1	1	Full brightness

X=don't care

Attributes (D2–D4): Bits D2, D3, and D4 control the visual attributes (i.e., blinking, alternate) of those display digits which have been written with bit D7 set high. In order to use any of the four attributes, the Cursor Enable bit (D4 in the Control Word) must be set. When the Cursor Enable bit is set, and bit D7 in a character location is set, the character will take on one of the following display attributes.

D7	D6	D5	D4	D3	D2	D1	D0	Operation
0	0	0	0	X	X	B	B	Disable highlight attribute
0	0	0	1	0	0	B	B	Display cursor* instead of character
0	0	0	1	0	1	B	B	Blink single character
0	0	0	1	1	0	B	B	Display blinking cursor* instead of character
0	0	0	1	1	1	B	B	Alternate character with cursor*

*"Cursor" = all dots in a single character space lit to half brightness
X=don't care
B=depends on the selected brightness

Attributes are non-destructive. If a character with bit D7 set is replaced by a cursor (Control Word bit D4 is set, and D3=D2=0) the character will remain in memory and can be revealed again by clearing D4 in the Control Word.

Blink (D5): The entire display can be caused to blink at a rate of approximately 2.0 Hz by setting bit D5 in the Control Word. This blinking is independent of the state of D7 in all character locations.

To synchronize the blink rate in a bank of these devices, it is necessary to tie all devices' clocks and resets together as described in a later section of this data sheet.

D7	D6	D5	D4	D3	D2	D1	D0	Operation
0	0	1	X	X	X	B	B	Blinking display

Lamp Test (D6): When the Lamp Test bit is set, all dots in the entire display are lit at half brightness. When this bit is cleared, the display returns to the characters that were showing before the lamp test.

D7	D6	D5	D4	D3	D2	D1	D0	Operation
0	1	0	0	X	X	X	X	Lamp test

Clear Data (D7): When D7 (D7=1) is set in the Control Word, all display memory bits are reset to zero. A second Control Word must be written into the chip with D7 (D7=0) reset to set up attributes and brightness levels.

D7	D6	D5	D4	D3	D2	D1	D0	Operation
1	0	X	X	X	X	X	X	Clear


Cascading

Cascading the display (Figure 6) is a simple operation. The requirements for cascading are: 1) decoding the correct address to determine the chip select for each additional device, 2) assuring that all devices are reset simultaneously, and 3) selecting one display as the clock source and setting all others to accept clock input (the reason for cascading the clock is to synchronize the flashing of multiple displays). One display as a source is capable of driving six other displays. If more displays are required, a buffer will be necessary. The source display must have pin 3 tied high to output clock signals. All other displays must have pin 3 tied low.

Voltage Transients

It has become common practice to provide 0.01 μF bypass capacitors liberally in digital systems. Like other CMOS circuitry, the Intelligent Display controller chip has very low power consumption and the usual 0.01 μF would be adequate were it not for the LEDs. To prevent power supply transients, capacitors with low inductance and high capacitance at high frequencies are required. This suggests a solid tantalum or ceramic disc for high frequency bypass. For larger displays, distribute the bypass capacitors evenly, keeping capacitors as close to the power pins as possible. We recommend a 10 μF and 0.01 μF for every Intelligent Display to decouple the displays themselves, at the display.

Figure 11. Cascading the Display



How to Load Information into the IPD2545/7/8A

Information loaded into the IPD2545/7/8A can be either ASCII data or Control Word data. The following procedure (see also Typical Loading Sequence) will demonstrate a typical loading sequence and the resulting visual display. The word STOP is used in all of the following examples.

Set Brightness

Step 1 Set the brightness level of the entire display to your preference (example: 100%).

Load Four Characters

Step 2 Load a "S" in the left hand digit.

Step 3 Load a "T" in the next digit.

Step 4 Load an "O" in the next digit.

Step 5 Load a "P" in the right hand digit. If you loaded the information correctly, the IPD2545A now should show the word "STOP."

Blink a Single Character

Step 6 Into the digit, second from the right, load the hex code "CF," which is the code for an "O" with the D7 bit added as a control bit.

Note:

The "O" is the only digit which has the control bit (D7) added to normal ASCII data.

Step 7 Load enable blinking character into the control word register. The display now should show "STOP" with a flashing "O".

Add Another Blinking Character

Step 8 Into the left hand digit, load the hex code "D3" which gives an "S" with the D7 bit added as a control bit. The display should show "STOP" with flashing "O" and a flashing "S."

Alternate Character/Cursor Enable

Step 9 Load enable alternate character/cursor into the control word register. The display now should show "STOP" with the "O" and the "S" alternating between the letter and cursor (all dots lit).

Initiate Four Character Blinking

(Regardless of Control Bit setting)

Step 10 Load enable display blinking. The display now should show the entire word "STOP" blinking.

Electrical and Mechanical Considerations

The CMOS IC of the IPD2545/7/8A are designed to provide resistance to both Electrostatic and Discharge Damage and Latch Up due to voltage or current surges. Several precautions are strongly recommended for the user, to avoid overstressing these built-in safeguards.

ESD Protection

Users of the IPD2545/7/8A should be careful to handle the devices consistent with standard ESD protection procedures. Operators should wear appropriate wrist, ankle or feet ground straps and avoid clothing that collects static charges. Work surfaces, tools and transport carriers that come into contact with unshielded devices or assemblies also should be appropriately grounded.

Latch up Protection

Latch up is condition that occurs in CMOS ICs after the input protection diodes have been broken down. These diodes can be reversed through several means.

$V_{IN} < GND$, $V_{IN} > V_{CC} + 0.5 V$, or through excessive currents begin forced on the inputs. When these situations exist, the IC may develop the response of an SCR and begin conducting as much as one amp through the V_{CC} pin. This destructive condition will persist (latched) until device failure or the device is turned off.

The Voltage Transient Suppression Techniques and buffer interfaces for longer cable runs help considerably to prevent latch conditions from occurring. Additionally, the following Power Up and Power Down sequence should be observed.

Typical Loading Sequence

	CE0	CE1	RD	WR	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Display
1.	L	H	H	L	L	X	X	0	0	0	0	0	0	1	1	
2.	L	H	H	L	H	H	H	0	1	0	1	0	0	1	1	S
3.	L	H	H	L	H	H	L	0	1	0	1	0	1	0	0	ST
4.	L	H	H	L	H	L	H	0	1	0	0	1	1	1	1	STO
5.	L	H	H	L	H	L	L	0	1	0	1	0	0	0	0	STOP
6.	L	H	H	L	H	L	H	1	1	0	0	1	1	1	1	STOP
7.	L	H	H	L	L	X	X	0	0	0	1	0	1	1	1	STO*P
8.	L	H	H	L	H	H	H	1	1	0	1	0	0	1	1	S*TO*P
9.	L	H	H	L	L	X	X	0	0	0	1	1	1	1	1	S†TO†P
10.	L	H	H	L	L	X	X	0	0	1	0	0	0	1	1	S*T*O*P*

* Blinking character, † Character alternating with cursor (all dots lit)

Power up Sequence

1. Float all active signals by tri-stating the inputs to the displays.
2. Apply V_{CC} and GND to the display.
3. Apply active signals to the displays by enabling all input signals per applications.

Power Down Sequence

1. Float all active signals by tri-stating the inputs to the displays.
2. Turn off the power to the display.

Figure 12. Character Set

ASCII CODE				D0	0	1	0	1	0	1	0	1	0	1	0	1	0	1			
				D1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	
				D2	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	1
				D3	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
D6	D5	D4	HEX	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0	0	1	1	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0	1	0	2	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0	1	1	3	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
1	0	0	4	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
1	0	1	5	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
1	1	0	6	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
1	1	1	7	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		

Notes:

1. High=1 level
2. Low=0 level
3. Upon power up, the device will initialize in a random state.
4. A2 must be held high for ASCII data.
5. Bit D7=1 enables attributes for the assigned digit.

General Quality Assurance Levels

The parts are tested in conformance with Quality Level A of MIL-D-87157 for hermetically sealed LED displays with 100% screening.