

DESCRIPTION

This family is a 1M bit dynamic RAM organized 262,144 x 4-bit configuration with Fast Page mode CMOS DRAMs. Fast Page mode offers high speed of random access memory within the same row. The circuit and process design allow this device to achieve high performance and low power dissipation. Optional features are access time(45, 50 or 60ns) and power consumption (Normal or Low power). Hyundai's advanced circuit design and process technology allow this device to achieve high bandwidth, low power consumption and high reliability.

FEATURES

- Fast Page Mode operation
- Read-modify-write Capability
- TTL compatible inputs and outputs
- /CAS-before-/RAS, /RAS-only, Hidden and Self refresh capability
- Max. Active power dissipation
- JEDEC standard pinout
- 20/26-pin SOJ (300mil)
- Single power supply of $5V \pm 10\%$
- Early Write or output enable controlled write
- Fast access time and cycle time

Speed	Power
45	550mW
50	495mW
60	440mW

Speed	tRAC	tCAC	tPC
45	45ns	15ns	30ns
50	50ns	15ns	33ns
60	60ns	15ns	40ns

- Refresh cycle


Part number	Refresh	Normal	L-part
HY534256A	512	8ms	64ms

ORDERING INFORMATION


Part Name	Refresh	Power	Package
HY534256AJ	512		20/26Pin SOJ
HY534256ALJ	512	L-part	20/26Pin SOJ

*L : Low power

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Marking Side)



20/26 Pin Plastic SOJ (300mil)

PIN DESCRIPTION

Pin Name	Parameter
/RAS	Row Address Strobe
/CAS	Column Address Strobe
/WE	Write Enable
/OE	Output Enable
A0~A8	Address Input
DQ0~DQ3	Data In/Out
Vcc	Power (5V)
Vss	Ground

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Rating	Unit
T _A	Ambient Temperature	0 to 70	°C
T _{STG}	Storage Temperature	-55 to 145	°C
V _{IN} , V _{OUT}	Voltage on Any Pin relative to V _{SS}	-1.0 to 7.0	V
V _{CC}	Voltage on V _{CC} relative to V _{SS}	-1.0 to 7.0	V
I _{OS}	Short Circuit Output Current	50	mA
P _D	Power Dissipation	0.9	W
T _{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec

Note : Operation at or above Absolute Maximum Ratings can adversely affect device reliability

RECOMMENDED DC OPERATING CONDITIONS

(T_A = 0°C to 70°C)

Symbol	Parameter	Min	Typ	Max	UNIT
V _{CC}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.4	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-1.3	-	0.8	V

Note : All voltages are referenced to V_{SS}.

DC OPERATING CHARACTERISTICS

Symbol	Parameter	Test condition	Min	Max	Unit
I _{LI}	Input Leakage Current (Any input)	V _{SS} ≤ V _{IN} ≤ V _{CC} + 1.0 All other pins not under test = V _{SS}	-10	10	μA
I _{LO}	Output Leakage Current (Any input)	V _{SS} ≤ V _{OUT} ≤ V _{CC} /RAS & /CAS at V _{IH}	-10	10	μA
V _{OL}	Output Low Voltage	I _{OL} = 4.2mA	-	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -5.0mA	2.4	-	V

DC CHARACTERISTICS

(TA = 0°C to 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted.)

Symbol	Parameter	Test condition	Speed	Max.	Unit
Icc1	Operating Current	/RAS, /CAS Cycling tRC = tRC(min)	45 50 60	100 90 80	mA
Icc2	TTL Standby Current	/RAS, /CAS ≥ VIH(min) Other inputs ≥ VSS		2	mA
Icc3	/RAS-only Refresh Current	/RAS Cycling, /CAS = VIH tRC = tRC(min)	45 50 60	100 90 80	mA
Icc4	Fast Page mode Current	/CAS Cycling, /RAS = VIL tPC = tPC(min)	45 50 60	80 70 60	mA
Icc5	CMOS Standby Current	/RAS = /CAS ≥ VCC - 0.2V	L-part	1 200	mA μA
Icc6	/CAS-before-/RAS Refresh Current	/RAS & /CAS = 0.2V tRC = tRC(min.)	45 50 60	100 90 80	mA
Icc7	Battery Back-up Current (SL-part)	tRC=125μs /CAS = CBR cycling or 0.2V /OE & /WE = VCC - 0.2V Address = VCC-0.2V or 0.2V DQ0~DQ3 = VCC-0.2, 0.2V or Open	tRAS ≤ 300ns	300	μA
			tRAS ≤ 1μs	400	

Note

- Icc1, Icc3, Icc4, Icc6 and Icc7 depend on output loading and cycle rates(tRC and tPC).
- Specified values are obtained with output unloaded.
- Icc is specified as an average current. In Icc1, Icc3, Icc6, address can be changed only once while /RAS=VIL. In Icc4, address can be changed maximum once while /CAS=VIH within one cycle time tPC.
- Only tRAS(max) = 1μs is applied to refresh of battery backup but tRAS(max) = 10μs is to applied to normal functional operation.
- Icc5(max.), Icc7 are applied to L-part only.

AC CHARACTERISTICS

(TA = 0 °C to 70 °C, VCC = 5V ± 10% , VSS = 0V, unless otherwise noted.)

Symbol	Parameter	45ns		50ns		60ns		Unit	Note
		Min	Max	Min	Max	Min	Max		
tRC	Random read or write cycle time	80	-	90	-	110	-	ns	
tRWC	Read-modify-write cycle time	135	-	145	-	165	-	ns	
tPC	Fast Page mode cycle time	30	-	33	-	40	-	ns	
tPRWC	Fast Page mode read-modify-write cycle time	90	-	90	-	95	-	ns	
tRAC	Access time from /RAS	-	45	-	50	-	60	ns	4,9,10
tCAC	Access time from /CAS	-	15	-	15	-	15	ns	4,9
tAA	Access time from column address	-	25	-	27	-	30	ns	4,10
tCPA	Access time from /CAS precharge	-	30	-	32	-	35	ns	4
tCLZ	/CAS to output low impedance	0	-	0	-	0	-	ns	5
tOFF	Output Buffer Turn-off Dealy Time	0	15	0	15	0	20	ns	3
tT	Transition time(rise and fall)	2	50	2	50	2	50	ns	
tRP	/RAS precharge time	25	-	25	-	30	-	ns	
tRAS	/RAS pulse width	45	10K	50	10K	60	10K	ns	
tRASP	/RAS pulse width(Fast Page Mode)	45	100K	50	100K	60	100K	ns	
tRSH	/RAS hold time	15	-	15	-	15	-	ns	
tCSH	/CAS hold time	45	-	50	-	60	-	ns	
tCAS	/CAS pulse width	15	10K	15	10K	20	10K	ns	
tRCD	/RAS to /CAS delay time	13	30	13	35	13	45	ns	9
tRAD	/RAS to column address delay time	11	20	11	12	11	30	ns	10
tCRP	/CAS to /RAS precharge time	5	-	5	-	5	-	ns	
tCP	/CAS precharge time	10	-	10	-	10	-	ns	
tASR	Row address set-up time	0	-	0	-	0	-	ns	
tRAH	Row address hold time	8	-	8	-	10	-	ns	
tASC	Column address set-up time	0	-	0	-	0	-	ns	13
tCAH	Column address hold time	10	-	10	-	15	-	ns	
tAR	Column address hold time from /CAS	30	-	35	-	40	-	ns	
tRAL	Column address to /RAS lead time	25	-	27	-	30	-	ns	
tRCS	Read command set-up time	0	-	0	-	0	-	ns	
tRCH	Read command hold time referenced to /CAS	0	-	0	-	0	-	ns	6
tRRH	Read command hold time referenced to /RAS	0	-	0	-	0	-	ns	6
tWCH	Write command hold time	10	-	10	-	10	-	ns	
tWCR	Write command hold time from /RAS	35	-	40	-	50	-	ns	
tWP	Write command pulse width	10	-	10	-	10	-	ns	
tRWL	Write command to /RAS lead time	15	-	15	-	20	-	ns	

AC CHARACTERISTICS

Continued

Symbol	Parameter	50ns		60ns		70ns		Unit	Note
		Min	Max	Min	Max	Min	Max		
tcWL	Write command to /CAS lead time	15	-	15	-	15	-	ns	
tDS	Data-in set-up time	0	-	0	-	0	-	ns	7
tDH	Data-in hold time	10	-	10	-	10	-	ns	7
tCHR	/CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
tREF	Refresh period(512 cycles)	8	-	8	-	8	-	ms	11
	Refresh period(L-part)	64	-	64	-	64	-	ms	11
twCS	Write command set-up time	0	-	0	-	0	-	ns	8
tcWD	/CAS to /WE delay time	45	-	45	-	45	-	ns	8
trWD	/RAS to /WE delay time	75	-	80	-	90	-	ns	8
tAWD	Column address to /WE delay time	55	-	57	-	60	-	ns	8
tCSR	/CAS set-up time(CBR cycle)	5	-	5	-	5	-	ns	
tCHR	/CAS hold time(CBR cycle)	10	-	10	-	10	-	ns	
trPC	/RAS to /CAS precharge time	10	-	10	-	10	-	ns	
tROH	/RAS hold time referenced to /OE	10	-	10	-	10	-	ns	
toEA	/OE access time	-	15	-	15	-	15	ns	
toED	/OE to data delay	10	-	10	-	10	-	ns	
toEZ	Output buffer turn-off delay time from /OE	0	10	0	10	0	10	ns	
toEH	/OE command hold time	15	-	15	-	15	-	ns	
tcpWD	/WE delay time from /CAS precharge	52	-	52	-	52	-	ns	8
trHCP	/RAS hold time from /CAS precharge	22	-	22	-	22	-	ns	

NOTE

1. An initial pause of 200 μ s is required after power-up followed by 8 /RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CBR refresh cycles instead of 8 /RAS-only refresh cycles are required.
2. AC measurements assume $t_T=3$ ns
3. VIH(min.) and VIL(max.) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min.) and VIL(max.).
4. Measured at VOH=2.0V and VOL=0.8V with a load equivalent to 2TTL loads and 100pF.
5. tOFF(max.) defines the time at which the output achieves in early write cycles and to /WE leading edge in Read-Modify-Write cycles.
6. Either trCH or trRH must be satisfied for a read cycle.
7. These parameters are referenced to /CAS leading edge in early write cycles and to /WE leading edge in read-modify-write cycles.
8. twCS, trWD, tcWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $twCS \geq twCS(min.)$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If $trWD \geq trWD(min.)$, $tcWD \geq tcWD(min.)$, $tAWD \geq tAWD(min.)$, and $tCPWD \geq tCPWD(min.)$, the cycle is a read-modify-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
9. Operation within the tRCD(max.) limit insures that tRAC(max.) can be met. tRAD(max.) is specified as a reference point only. If tRCD is greater than the specified tRCD(max.) limit, then access time is controlled by tCAC.
10. Operation within the tRAD(max.) limit insures that tRAC(max.) can be met. tRAD(max.) is specified as a reference point only. tRAD is greater than the specified tRAD(max.) limit, then access time is controlled by tAA.
11. tREF(max.)=64ms is applied to L-parts only.(HY534256ALJ)

CAPACITANCE

(TA = 25°C, Vcc = 5V $\pm$ 10%, Vss = 0V and f=1MHz, unless otherwise noted.)

Symbol	Parameter	Typ.	Max	Unit
CIN1	Input Capacitance (A0~A8)	-	5	pF
CIN2	Input Capacitance (/RAS, /LCAS, /UCAS, /WE, /OE)	-	7	pF
CDQ	Data Input / Output Capacitance (DQ0~DQ3)	-	7	pF