

SED1743

- CMOS 160-bit LCD Common Driver
- Low Power

■ DESCRIPTION

The SED1743 is an LCD common driver for high-resolution dot-matrix panels, which incorporates 160 row driver outputs. It is designed for use in conjunction with the SED1742 and SED1744 column drivers.

The SED1743 features a wide range of LCD drive voltages. The upper and lower drive voltages, V_0 and V_5 , are independent of the chip supplies. This enables the LCD drive bias voltages to be supplied from an external source. As a result, the SED1743 is compatible with a large range of LCD panels.


The SED1743 uses a daisy-chain enable system which decreases power consumption and eliminates the need for separate enable signals for each driver.

The SED1743 operates from a 2.7 to 5.5V supply and is available in both chip packages and tape-carrier packages (TCPs).


■ FEATURES

- 160 (80×2) LCD common drive outputs
- Pin-selectable output shift direction
- Adjustable LCD drive voltages
- Duty cycles up to 1/480
- Zero-bias display disable function
- Silicon-gate CMOS technology
- 1 k Ω typical output impedance
- 14 to 40V LCD drive voltages
- 2.7 to 5.5V supply
- Chip (SED1743D_{1B}) or tape-carrier (SED1743T_{0A}) packages

■ SYSTEM BLOCK DIAGRAM



■ BLOCK DIAGRAM



■ PIN DESCRIPTION

| Terminal Name | I/O | Function | Q'ty | | | | | | | | | | | | | | |
|-------------------------|----------------------------|--|--------|----------------------------|-----|--|------|------|---|---------|-------|--------|---|---------|--------|-------|---|
| O0 to 159 | O | Common (row) output for liquid crystal display | 160 | | | | | | | | | | | | | | |
| DIO2 DIO1 | I/O | DI01 and DI02 are data input/output to a bi-directional shift register; either one can be selected as input or output by setting. 80 × 2-bit two-way shift register scan pulse SHL input sets the terminal to input or output. The output varies at the YSCL trailing edge. The DI3 is the input terminal of the scan pulse when 80 × 2 configuration is used. | 3 | | | | | | | | | | | | | | |
| SEL | I | Shift register mode selection input H: 80 × 2 (DI3 input) L: 160, also connect DI3 = GND | 1 | | | | | | | | | | | | | | |
| YSCL | I | Serial data shift clock input; negative edge triggered | 1 | | | | | | | | | | | | | | |
| SHL | I | Shift direction select input <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th rowspan="2">SHL</th> <th rowspan="2">O (Output shift direction)</th> <th colspan="2">DIO</th> </tr> <tr> <th>DIO1</th> <th>DIO2</th> </tr> <tr> <td>L</td> <td>0 → 159</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>H</td> <td>159 → 0</td> <td>Output</td> <td>Input</td> </tr> </table> | SHL | O (Output shift direction) | DIO | | DIO1 | DIO2 | L | 0 → 159 | Input | Output | H | 159 → 0 | Output | Input | 1 |
| SHL | O (Output shift direction) | DIO | | | | | | | | | | | | | | | |
| | | DIO1 | DIO2 | | | | | | | | | | | | | | |
| L | 0 → 159 | Input | Output | | | | | | | | | | | | | | |
| H | 159 → 0 | Output | Input | | | | | | | | | | | | | | |
| FR | I | Common drive signal polarity select input | 1 | | | | | | | | | | | | | | |
| Vcc, GND | Power Source | Logic power source. GND: 0 V; Vcc: +3 V, +5 V | 2 | | | | | | | | | | | | | | |
| V5, V4, V1, V0 and VDDH | Power Source | Liquid crystal drive power source GND: 0 V; VDDH: 8V to 42V VDDH (V0) ≥ V1 ≥ 8/9 VDDH, 1/9 VDDH ≥ V4 ≥ V5 ≥ GND | 5 | | | | | | | | | | | | | | |
| INH | I | Display blanking input Low-level input sets all the common outputs to V5 level. | 1 | | | | | | | | | | | | | | |
| IP1 | I | Stop detector clock input | 1 | | | | | | | | | | | | | | |
| IP2 | I | Signal input to be AND-ed with the stop detect output, equipped with internal pull-down resistor | 1 | | | | | | | | | | | | | | |
| C1 | O | 1st charge hold terminal, Capacitor externally mounted between GND | 1 | | | | | | | | | | | | | | |
| C2 | O | 2nd charge hold terminal, Capacitor and resistor externally mounted between GND | 1 | | | | | | | | | | | | | | |
| OP1 | O | Clock stop detector output | 1 | | | | | | | | | | | | | | |
| IP3 | I | NAND gate input internal pull-down resistor | 1 | | | | | | | | | | | | | | |
| IP4 | I | NAND gate input | 1 | | | | | | | | | | | | | | |
| OP2 | O | NAND gate output | 1 | | | | | | | | | | | | | | |
| DI3 | I | Scan pulse input when 2 × 80 mode | 1 | | | | | | | | | | | | | | |




SED1743

■ ELECTRICAL CHARACTERISTICS

- Absolute Maximum Ratings

| Parameter | Symbol | Ratings | Unit |
|----------------------------|----------------|-----------------------|------|
| Supply voltage range (1) | Vcc | -0.3 to +7.0 | V |
| Supply voltage for LCD | VDDH | -0.3 to +45.0 | V |
| Supply voltage for LCD (3) | V0, V1, V4, V5 | GND -0.3 to VDDH +0.3 | V |
| Input voltage (4) | VI | GND -0.3 to Vcc +0.3 | V |
| Output voltage | VO | GND -0.3 to Vcc +0.3 | V |
| EIO output current | Io1 | 20 | mA |
| Operating temperature | Topr | -20 to +75 | °C |
| Storage temperature 1 (2) | Tstg 1 | -65 to +150 | °C |
| Storage temperature 2 (2) | Tstg 2 | -55 to +100 | °C |



- Notes:
1. The voltage is based at GND = 0 V.
 2. The storage temperature 1 is specified for a single chip and the storage temperature 2 is for TCP mounting.
 3. Voltage V0, V1 and V4 should satisfy the condition: VDDH (V0) \geq V1 \geq V4 \geq V5 \geq GND.
 4. **CAUTION:** The LSI may be externally broken if the logic system power source floats or decreases below Vcc=2.6 V while voltage is applied to the liquid crystal drive system power source. Special care should be taken for the power source sequence when turning the system power on and off.

● Recommended Operating Conditions

T_a = 25°C

| Parameter | Symbol | Rating | Unit |
|-------------------------------------|--------|----------|------|
| Logic supply voltage | Vcc | 5 | V |
| Segment driver supply voltage range | VDDH | 14 to 40 | V |

T_a = 25°C

| Parameter | Symbol | Rating | Unit |
|-------------------------------------|--------|----------|------|
| Logic supply voltage | Vcc | 3 | V |
| Segment driver supply voltage range | VDDH | 14 to 28 | V |

● DC Electrical Characteristics


(Unless otherwise specified, GND=V5=0V, Vcc= +5.0V ±10%, Ta= -20 to 75°C)

| Parameter | Symbol | Condition | | Terminal | Min | Typ | Max | Unit |
|--|------------------|--|-------------|--|-----------|------|---------|------|
| Logic supply voltage (1) | Vcc | | | Vcc | 2.7 | 5.0 | 5.5 | V |
| Operation voltage recommended | VDDH | | | VDDH | 8.0 | — | 42 | V |
| Common driver supply voltage | VDDH (V0) | Function | | VDDH | 8.0 | — | 42 | V |
| Common driver supply voltage | V1 | Value recommended | | V1 | 8/9VDDH | — | — | V |
| Common driver supply voltage | V4, V5 | Value recommended | | V4 | GND | — | 1/9VDDH | V |
| High level input voltage | VIH | Vcc = 3.0 to 5.5 V | | DIO1, DIO2, D13, IP1 to 4, SEL, FR, YSCL, SHL, INH | 0.8Vcc | — | — | V |
| Low level input voltage | VIL | | | | — | — | 0.2Vcc | V |
| High level output voltage | VOH | VCC = 3 to 5.5 V | | DIO1, DIO2 | Vcc - 0.4 | — | — | V |
| Low level output voltage | VOI | | | OP1, OP2 | — | — | 0.4 | V |
| Low-level input leakage current | ILI | GND ≤ VIN ≤ Vcc | | DI3, SEL, FR, YSCL, SHL, INH | — | — | 2.0 | μA |
| High-level input leakage current | IIH | VIN ≤ Vcc | | IP2, IP3 | 40 | 80 | 180 | μA |
| Input/Output leak current | ILI/O | GND ≤ VIN ≤ Vcc | | DIO1, DIO2 | — | — | 5.0 | μA |
| Static current | I _{GND} | VDDH = 14.0 to 40.0 V VIH = Vcc, VIL = GND | | GND | — | — | 25 | μA |
| Output resistance | R _{COM} | ΔV _{ON} = 0.5V condition recommended | VDDH=+30.0V | O0 to O159 | — | 0.65 | 2.0 | kΩ |
| Average operation current consumed (1) | I _{CC} | Vcc = +5.0 V, VIH = Vcc, VIL = GND, f _{SCL} = 33.6 kHz, f _{FR} = 70 Hz; Input data: 1/480, No load Vcc = +3.0 V Other condition: Same as Vcc = 5V | | Vcc | — | 9 | 20 | |
| Average operation current consumed (2) | I _{DDH} | VDDH = V0 = +30.0 V, V1 = +28.0 V, V4 = +2.0 V, V5 = +0.0 V, Vcc = +5.0 V; Other condition: same as I _{CC} | | VDDH | — | 4 | 25 | μA |
| Input capacitance | C _I | Freq.=1 MHz, Ta = 25°C Single chip | | DI3, IP1 TO 4, SEL, FR, YSCL, SHL, INH | — | — | 8 | pF |
| I/O terminal capacity | C _{I/O} | | | DIO1, DIO2 | — | — | 15 | pF |


SED1743

● Operation Voltage Range V_{CC}–V_{DDH}

The maximum LCD supply voltage, V_{DDH}, depends on V_{CC} as shown in the following figure.
Specify the V_{DDH} voltage within the V_{CC}–V_{DDH} operation.



● AC Electrical Characteristics ○ Input Timing Characteristics




(V_{CC} = 5.0 V ±10%, T_a = -20 to 75°C)

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
|-----------------------------|-------------------|-----------|------|-----|------|------|
| YSCL cycle | t _{CCL} | | 400 | — | — | ns |
| YSCL high-level pulse width | t _{WCLH} | | 60 | — | — | ns |
| YSCL low-level pulse width | t _{WCLL} | | 330 | — | — | ns |
| Data setup time | t _{DS} | | 40 | — | — | ns |
| Data hold time | t _{DH} | | 40 | — | — | ns |
| FR delay allowance time | t _{DFR} | | -300 | — | +300 | ns |
| Input signal rise time | t _r | | — | — | 50 | ns |
| Input signal breaking time | t _f | | — | — | 50 | ns |

(V_{CC} = 3.0 to 4.5 V, T_A = -20 to 75°C)

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
|-----------------------------|-------------------|-----------|------|-----|-----|------|
| YSCL cycle | t _{CCL} | | 800 | — | — | ns |
| YSCL high-level pulse width | t _{WCLH} | | 80 | — | — | ns |
| YSCL low-level pulse width | t _{WCLL} | | 660 | — | — | ns |
| Data setup time | t _{DS} | | 50 | — | — | ns |
| Data hold time | t _{DH} | | 50 | — | — | ns |
| FR delay allowance time | t _{DFR} | | -400 | — | 400 | ns |
| Input signal rise time | t _r | | — | — | 100 | ns |
| Input signal breaking time | t _f | | — | — | 100 | ns |

○ Output Timing Characteristics



SED1743

($V_{CC} = +5.0 \text{ V} \pm 10\%$, $V_{DDH} = 40.0 \text{ V}$)

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
|---|--------------|--|-----|-----|---------------------|------|
| YSCL → DIO output delay time | t_{pdDOCL} | $C_L = 15 \text{ pF}$ $V_{DDH} = 14.0 \text{ to } 40.0 \text{ V}$ $C_L = 100 \text{ pF}$ | — | — | 100 | ns |
| YSCL → COM output delay time | t_{pdCCL} | | — | — | 160 | ns |
| $\bar{INH} \rightarrow$ COM output delay time | t_{pdCINH} | | — | — | 160 | ns |
| FR → COM output delay time | t_{pdCFR} | | — | — | 160 | ns |
| IP1 → OP1 output delay time | t_{d1} | | — | — | 4C2R2 | ns |
| IP1 → OP1 output release time | t_{dT1} | | — | — | $2 \times YD$ cycle | ns |
| IP2 → OP1 output delay time | t_{d2} | | — | — | 100 | ns |
| IP2 → OP1 output release time | t_{dT2} | | — | — | 100 | ns |


($V_{CC} = 3.0 \text{ to } 4.5 \text{ V}$, $V_{DDH} = 140.0 \text{ to } 28.0 \text{ V}$)

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
|---|--------------|--|-----|-----|---------------------|------|
| YSCL → DIO output delay time | t_{pdDOCL} | $C_L = 15 \text{ pF}$ $V_{DDH} = 14.0 \text{ to } 40.0 \text{ V}$ $C_L = 100 \text{ pF}$ | — | — | 200 | ns |
| YSCL → COM output delay time | t_{pdCCL} | | — | — | 300 | ns |
| $\bar{INH} \rightarrow$ COM output delay time | t_{pdCINH} | | — | — | 300 | ns |
| FR → COM output delay time | t_{pdCFR} | | — | — | 300 | ns |
| IP1 → OP1 output delay time | t_{d1} | | — | — | 4C2R2 | ns |
| IP1 → OP1 output release time | t_{dT1} | | — | — | $2 \times YD$ cycle | ns |
| IP2 → OP1 output delay time | t_{d2} | | — | — | 200 | ns |
| IP2 → OP1 output release time | t_{dT2} | | — | — | 200 | ns |

Note: YD: Scan Start Pulse

For C2R2, see 11. Clock stop detector circuit.

- **Timing Diagrams**
- 1/240 Duty Cycle



SED1743

■ FUNCTIONAL DESCRIPTION

- Shift Register

The shift register is a bi-directional shift register, where the shift direction is selected by SHL. The effect of SHL on the shift direction and on the input data sequence is shown in the following table.

Data Sequence and Shift Direction

| SHL | LCD Outputs | | | | | | | Shift Direction | |
|-----|-------------|------|------|-----|----|----|----|-----------------|--------|
| | O159 | O158 | O157 | ... | O2 | O1 | O0 | DIO1 | DIO2 |
| L | a | b | c | ... | x | y | z | Input | Output |
| H | z | y | x | ... | c | b | a | Output | Input |

SEL is used to select the operating mode of the shift register. When SEL is HIGH, 2×80 mode is selected. When SEL is LOW, 1×160 mode is selected.

- Level Shifter

The level shifter converts the logic-level signals from the latch into the LCD driver input voltage levels.

- LCD Drivers

The LCD drivers generate the AC LCD drive waveforms. The output voltages are determined by the polarity of the FR signal, as shown in the following table.

Driver Output Voltage

| INH | Input Data | FR | Output Voltage |
|-----|------------|----|------------------|
| H | H | H | V5 |
| | | L | V0 (V_{DDH}) |
| | L | H | V1 |
| | | L | V4 |
| L | X | X | V5 |

X = don't care

■ APPLICATION NOTES

- Voltage Levels

The recommended method of generating the LCD drive voltages, V0 to V5, is with a voltage divider between V_{DDH} and V_{GND} , buffered with voltage followers.

The lower drive level, V5, is not necessarily at V_{GND} , and separate pins are used for the voltage levels when op-amps are used. A maximum voltage differential between V5 and V_{GND} of 2.5V is recommended since the driver efficiency decreases as the differential increases. Connect V5 to GND when not using op-amps.

The resistances of the voltage divider resistors should be as low as possible and within power supply constraints.

Note that fluctuations in I_{DDH} can cause dips in the V_{DDH} supply. The device will be damaged if the voltage dips below the point where the relationship $V_{DDH} (V0) \geq V1 \geq V4 \geq V5 \geq V_{GND}$ breaks down. A stabilized power supply may be required when using the resistor network.

● Clock Monitor

The LCD panel can be damaged if a DC signal is applied to the segments. This situation can occur when the AC drive clock stops while power is applied to the display. The clock monitor circuit detects this condition and sends OP1 LOW. If OP1 is connected to INH, the display is protected from damage.

● Power-Up and Power-Down Precautions

As the driver circuitry operates at high voltage, care should be taken when applying and removing power to the SED1743 to prevent damage. If the driver supply is applied when the logic supply is either not connected or below 2.9V, excess current will flow into the SED1742 and damage the device. Normal operation is guaranteed if the correct power-up and power-down sequences are followed.

Power-Up Sequence:

Power should be applied to Vcc before, or at the same time as, power is applied to the driver circuitry.

Power-Down Sequence:


Power should be removed from Vcc after, or at the same time as, power is removed from the driver circuitry.

The SED1743 can also be damaged if the LCD output drivers start operating before the driver supplies stabilize. INH should be held LOW to hold the driver outputs at V5 until the driver supplies have stabilized.

As an additional protective measure, insert a fast-blow fuse in series with the driver supply.

● Clock Monitor Circuit

The clock monitor circuit sets OP1 LOW whenever the clock signals from the controller stops. Connecting OP1 to INH ensures that DC does not flow into the LCD panel.



R2 is typically several MΩ and C1 and C2 are determined while monitoring OP1. C1 should be much larger than C2. Typical values under various signal conditions are shown in the following table.

| Input Signal | C1 | C2 | R2 |
|--------------|--------|------------|--------|
| LP = IP1 | 0.1 µF | .01 ~ .1µF | 3.3 MΩ |
| FR = IP1 | 0.1 µF | .01 ~ .1µF | 3.3 MΩ |

Notes: YD: tc = 17.8 ms, duty = 0.14%

LP: tc = 40.4 ms, duty = 0.35%


FR: tc = 3.53 ms, duty = 50%

When the clock monitor feature is not required, tie IP1, IP2, IP3 and C2 LOW, and leave OP1, OP2 and C1 OPEN.


SED1743


■ CIRCUIT DIAGRAM FOR REFERENCE

(Combination of SED1742 with SED1743)



(Combination of SED1744 with SED1743)



■ PAD LAYOUT FOR SED1742/3/4 (D_{1B} Version)


SED1743

■ PAD COORDINATES

| Pad No. | Pin Name | X | Y | Pad No. | Pin Name | X | Y | Pad No. | Pin Name | X | Y |
|---------|----------|-------|-------|---------|----------|------|-------|---------|----------|------|------|
| 1 | NC | -3228 | -2064 | 41 | NC | 1929 | -2064 | 81 | O12 | 3474 | 1083 |
| 2 | NC | -3120 | -2064 | 42 | NC | 2037 | -2064 | 82 | O13 | 3474 | 1191 |
| 3 | NC | -3012 | -2064 | 43 | NC | 2145 | -2064 | 83 | O14 | 3474 | 1300 |
| 4 | NC | -2903 | -2064 | 44 | NC | 2253 | -2064 | 84 | O15 | 3474 | 1408 |
| 5 | NC | -2795 | -2064 | 45 | NC | 2362 | -2064 | 85 | O16 | 3474 | 1516 |
| 6 | NC | -2687 | -2064 | 46 | NC | 2470 | -2064 | 86 | O17 | 3474 | 1625 |
| 7 | NC | -2578 | -2064 | 47 | NC | 2578 | -2064 | 87 | O18 | 3474 | 1733 |
| 8 | NC | -2470 | -2064 | 48 | NC | 2687 | -2064 | 88 | O19 | 3474 | 1841 |
| 9 | NC | -2362 | -2064 | 49 | NC | 2795 | -2064 | 89 | O20 | 3195 | 2064 |
| 10 | NC | -2253 | -2064 | 50 | NC | 2903 | -2064 | 90 | O21 | 3087 | 2064 |
| 11 | NC | -2145 | -2064 | 51 | NC | 3012 | -2064 | 91 | O22 | 2978 | 2064 |
| 12 | NC | -2037 | -2064 | 52 | NC | 3120 | -2064 | 92 | O23 | 2870 | 2064 |
| 13 | NC | -1929 | -2064 | 53 | NC | 3228 | -2064 | 93 | O24 | 2762 | 2064 |
| 14 | NC | -1820 | -2064 | 54 | NC | 3474 | -1841 | 94 | O25 | 2653 | 2064 |
| 15 | NC | -1712 | -2064 | 55 | NC | 3474 | -1733 | 95 | O26 | 2545 | 2064 |
| 16 | DIO2 | -1550 | -2058 | 56 | NC | 3474 | -1625 | 96 | O27 | 2437 | 2064 |
| 17 | DIO1 | -1417 | -2058 | 57 | NC | 3474 | -1516 | 97 | O28 | 2328 | 2064 |
| 18 | GND | -1284 | -2058 | 58 | NC | 3474 | -1408 | 98 | O29 | 2220 | 2064 |
| 19 | SEL | -1151 | -2058 | 59 | NC | 3474 | -1300 | 99 | O30 | 2112 | 2064 |
| 20 | OP1 | -1018 | -2058 | 60 | NC | 3474 | -1191 | 100 | O31 | 2004 | 2064 |
| 21 | C1 | -885 | -2058 | 61 | NC | 3474 | -1083 | 101 | O32 | 1895 | 2064 |
| 22 | IP1 | -752 | -2058 | 62 | NC | 3474 | -975 | 102 | O33 | 1787 | 2064 |
| 23 | C2 | -619 | -2058 | 63 | NC | 3474 | -866 | 103 | O34 | 1679 | 2064 |
| 24 | IP2 | -486 | -2058 | 64 | NC | 3474 | -758 | 104 | O35 | 1570 | 2064 |
| 25 | DI3 | -353 | -2058 | 65 | NC | 3474 | -650 | 105 | O36 | 1462 | 2064 |
| 26 | IP3 | -220 | -2058 | 66 | NC | 3474 | -542 | 106 | O37 | 1354 | 2064 |
| 27 | SHL | -87 | -2058 | 67 | NC | 3474 | -433 | 107 | O38 | 1245 | 2064 |
| 28 | YSCL | 46 | -2058 | 68 | NC | 3474 | -325 | 108 | O39 | 1137 | 2064 |
| 29 | IP4 | 179 | -2058 | 69 | O0 | 3474 | -217 | 109 | O40 | 1029 | 2064 |
| 30 | INH | 312 | -2058 | 70 | O1 | 3474 | -108 | 110 | O41 | 921 | 2064 |
| 31 | OP2 | 445 | -2058 | 71 | O2 | 3474 | 0 | 111 | O42 | 812 | 2064 |
| 32 | VCC | 578 | -2058 | 72 | O3 | 3474 | 108 | 112 | O43 | 704 | 2064 |
| 33 | FR | 711 | -2058 | 73 | O4 | 3474 | 217 | 113 | O44 | 596 | 2064 |
| 34 | V5 | 872 | -2026 | 74 | O5 | 3474 | 325 | 114 | O45 | 487 | 2064 |
| 35 | V4 | 1034 | -2026 | 75 | O6 | 3474 | 433 | 115 | O46 | 379 | 2064 |
| 36 | V1 | 1195 | -2026 | 76 | O7 | 3474 | 542 | 116 | O47 | 271 | 2064 |
| 37 | V0 | 1357 | -2026 | 77 | O8 | 3474 | 650 | 117 | O48 | 162 | 2064 |
| 38 | VDDH | 1550 | -2058 | 78 | O9 | 3474 | 758 | 118 | O49 | 54 | 2064 |
| 39 | NC | 1712 | -2064 | 79 | O10 | 3474 | 866 | 119 | O50 | -54 | 2064 |
| 40 | NC | 1820 | -2064 | 80 | O11 | 3474 | 975 | 120 | O51 | -162 | 2064 |


| Pad No. | Pin Name | X | Y |
|---------|----------|-------|------|
| 121 | O52 | -271 | 2064 |
| 122 | O53 | -379 | 2064 |
| 123 | O54 | -487 | 2064 |
| 124 | O55 | -596 | 2064 |
| 125 | O56 | -704 | 2064 |
| 126 | O57 | -812 | 2064 |
| 127 | O58 | -921 | 2064 |
| 128 | O59 | -1029 | 2064 |
| 129 | O60 | -1137 | 2064 |
| 130 | O61 | -1245 | 2064 |
| 131 | O62 | -1354 | 2064 |
| 132 | O63 | -1462 | 2064 |
| 133 | O64 | -1570 | 2064 |
| 134 | O65 | -1679 | 2064 |
| 135 | O66 | -1787 | 2064 |
| 136 | O67 | -1895 | 2064 |
| 137 | O68 | -2004 | 2064 |
| 138 | O69 | -2112 | 2064 |
| 139 | O70 | -2220 | 2064 |
| 140 | O71 | -2328 | 2064 |
| 141 | O72 | -2437 | 2064 |
| 142 | O73 | -2545 | 2064 |
| 143 | O74 | -2653 | 2064 |
| 144 | O75 | -2762 | 2064 |
| 145 | O76 | -2870 | 2064 |
| 146 | O77 | -2978 | 2064 |
| 147 | O78 | -3087 | 2064 |
| 148 | O79 | -3195 | 2064 |
| 149 | O80 | -3474 | 1841 |
| 150 | O81 | -3474 | 1733 |
| 151 | O82 | -3474 | 1625 |
| 152 | O83 | -3474 | 1516 |
| 153 | O84 | -3474 | 1408 |
| 154 | O85 | -3474 | 1300 |
| 155 | O86 | -3474 | 1191 |
| 156 | O87 | -3474 | 1083 |
| 157 | O88 | -3474 | 975 |
| 158 | O89 | -3474 | 866 |
| 159 | O90 | -3474 | 758 |
| 160 | O91 | -3474 | 650 |

| Pad No. | Pin Name | X | Y |
|---------|----------|-------|-------|
| 161 | O92 | -3474 | 542 |
| 162 | O93 | -3474 | 433 |
| 163 | O94 | -3474 | 325 |
| 164 | O95 | -3474 | 217 |
| 165 | O96 | -3474 | 108 |
| 166 | O97 | -3474 | 0 |
| 167 | O98 | -3474 | -108 |
| 168 | O99 | -3474 | -217 |
| 169 | NC | -3474 | -325 |
| 170 | NC | -3474 | -433 |
| 171 | NC | -3474 | -542 |
| 172 | NC | -3474 | -650 |
| 173 | NC | -3474 | -758 |
| 174 | NC | -3474 | -866 |
| 175 | NC | -3474 | -975 |
| 176 | NC | -3474 | -1083 |
| 177 | NC | -3474 | -1191 |
| 178 | NC | -3474 | -1300 |
| 179 | NC | -3474 | -1408 |
| 180 | NC | -3474 | -1516 |
| 181 | NC | -3474 | -1625 |
| 182 | NC | -3474 | -1733 |
| 183 | NC | -3474 | -1841 |



SED1743

■ TAPE CARRIER PACKAGE – PINOUT



■ TAPE CARRIER PACKAGE – DIMENSIONS

