

CoolMOS[™] Power MOSFET IXKC 40N60C in ISOPLUS220[™] Package

Electrically Isolated Back Surface


Low $R_{DS(on)}$, High Voltage, CoolMOSTM Superjunction MOSFET

Preliminary Data Sheet



Symbol	Test Conditions	Maximum Ratings			
V _{dss}	$T_{J} = 25^{\circ}C \text{ to } 150^{\circ}C$	600	V		
V _{gs}	Continuous	±20	V		
I _{D25}	T _c = 25°C; Note 1	28	А		
I _{D90}	$T_c = 90^{\circ}C$, Note 1	19	А		
I _{D(RMS)}	Package lead current limit	45	Α		
E _{AS} E _{AR}	$I_{o} = 10A, T_{c} = 25^{\circ}C$ $I_{o} = 20A$	690 1	mJ mJ		
P _D	$T_c = 25^{\circ}C$	250	W		
T		-55 +150	°C		
Т _{JM}		150	°C		
T _{stg}		-55 +125	°C		
T	1.6 mm (0.062 in.) from case for 10 s	300	°C		
V _{ISOL}	RMS leads-to-tab, 50/60 Hz, t = 1 minute	2500	V~		
F _c	Mounting force	11 65 / 2.411	N/lb		
Weight		3	g		

Symbol **Test Conditions Characteristic Values** $(T_1 = 25^{\circ}C, unless otherwise specified)$ min. typ. max. $\mathbf{R}_{\mathsf{DS(on)}}$ 96 mΩ $V_{GS} = 10 \text{ V}, I_{D} = I_{D90}, \text{ Note 3}$ 80 $V_{gs} = 10 \text{ V}, I_{p} = I_{p90}, \text{ Note 3 } T_{J} = 125^{\circ}\text{C}$ 230 mΩ $V_{DS} = V_{GS}, I_{D} = 2 \text{ mA}$ 3.5 5.5 V_{GS(th)} $\begin{array}{l} \mathsf{V}_{_{\mathrm{DS}}} = \mathsf{V}_{_{\mathrm{DSS}}} \\ \mathsf{V}_{_{\mathrm{GS}}} = 0 \ \mathsf{V} \end{array}$ T_ = 25°C 2 I_{DSS} T_j = 125°C 20 $V_{GS} = \pm 20 V_{DC}, V_{DS} = 0$ +200I_{GSS}



G = Gate, D = Drain, S = Source

* Patent pending

V_{DSS}

D25

 $\mathbf{R}_{\mathsf{DS(on)}}$

= 600

=

28

96 mΩ

V

Features

- Silicon chip on Direct-Copper-Bond substrate
 - High power dissipation
 - Isolated mounting surface
 - 2500V electrical isolation
- 3rd generation CoolMOS[™] power MOSFET - High blocking capability
- Low on resistance
- Avalanche rated for unclamped inductive switching (UIS)
- Low thermal resistance due to reduced chip thickness
- Low drain to tab capacitance(<30pF)

Applications

- Switched Mode Power Supplies (SMPS)
- Uninterruptible Power Supplies (UPS)
- Power Factor Correction (PFC)
- Welding
- Inductive Heating

Advantages

V

μΑ

μA


nA

- · Easy assembly: no screws or isolation foils required
- Space savings
- High power density

CoolMOS is a trademark of Infineon Technolgies, AG

IXKC 40N60C

Symbol	Test Conditions	Cha (T _J = 25°C, unless c min.		istic Va se spec max.	
Q _{g(on)}			158		nC
Q _{gs}	$V_{gs} = 10 \text{ V}, V_{ds} = 35$	0 V, I _D = 40 A	42		nC
Q _{gd}			92		nC
t _{d(on)}			20		ns
t _r	$V_{_{\rm GS}}$ = 10 V, $V_{_{\rm DS}}$ = 38	0V	55		ns
t _{d(off)}	$I_{_{ m D}}$ = 40 A, $R_{_{ m G}}$ = 1.8 Ω		60		ns
t,			10		ns
R _{thJC}				0.5	K/W
R _{thCH}			0.30		K/W



Reverse Correction		Characteristic Values $(T_1 = 25^{\circ}C, \text{ unless otherwise specified})$				
Symbol	Test Conditions			max.	ieu)	
V _{SD}	$I_F = 20 \text{ A}, V_{GS} = 0 \text{ V}$ Note 3		0.8	1.2	V	

Note: 1. MOSFET chip capability

2. Intrinsic diode capability

3. Pulse test, t \leq 300 $\mu s,$ duty cycle d \leq 2 %

MILLIMETERS MIN MAX INCHES SYM MIN MAX 5.00 MAX .157 .197 4.00 Α 2.50 .118 .051 3.00 1.30 1.65 A2 .098 .035 b b2 .049 .065 1.25 .100 .039 2.35 b4 c .093 2.55 1.00 .028 15.00 12.00 10.00 16.00 13.00 D .591 .472 .630 .512 .433 D1 394 11.00 8.50 7.50 8.5 2.55 BASIC E1 .295 .335 100 BASIC е 571 13.00 3.00 512 14.50 3.50 L .118 .138 Ľ 42.5 47.5 Notes: 1. Lead 1 = Gate

2. Lead 2 = Drain

3. Lead 3 = Source

4. Back surface 4 is electrically

isolated from leads 1, 2 & 3

IXYS reserves the right to change limits, test conditions, and dimensions.