

### 8-BIT SINGLE-CHIP MICROCONTROLLER

The  $\mu$ PD78F9801 is a  $\mu$ PD789800 sub-series product (for a USB keyboard) of the 78K/0S series.

The  $\mu$ PD78F9801 replaces the internal masked ROM of the  $\mu$ PD789800 with flash memory, which enables the writing/erasing of a program while the device is mounted on the board.

Because the device can be programmed by the user, it is ideally suited to the evaluation stages of system development, the manufacture of small batches of multiple products, and the rapid development of new products.

**The functions of this microcontroller are described in the following user's manuals. Refer to these manuals when designing a system based on this microcontroller.**

**$\mu$ PD789800 Sub-Series User's Manual : U12978E**

**78K/0S Series User's Manual - Instruction: U11047E**

#### FEATURES

- Pin-compatible with masked ROM version (excluding  $V_{PP}$  pin)
- Flash memory: 16K bytes
- Internal high-speed RAM: 256 bytes
- Operable on the same supply voltage as masked ROM version ( $V_{DD} = 4.0$  to  $5.5$  V)

**Remark** The differences between the flash memory and masked ROM versions are summarized in **Chapter 3**.

#### APPLICATIONS

USB keyboards



#### ORDERING INFORMATION

	Part number	Package
	$\mu$ PD78F9801GB-3BS-MTX	44-pin plastic QFP (10 × 10 mm, 2.7-mm resin thickness)
★	$\mu$ PD78F9801GB-8ES	44-pin plastic LQFP (10 × 10 mm, 1.4-mm resin thickness)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.  
**Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.**

★ 78K/0S SERIES DEVELOPMENT

The 78K/0S series products are shown below. The sub-series names are indicated in frames.



The major functional differences among the subseries are listed below.

★	Function Subseries name	ROM capacity	Timer				8-bit A/D	10-bit A/D	Serial interface	I/O	V <sub>DD</sub> MIN. value	Remark
			8-bit	16-bit	Watch	WDT						
Small-scale package, general-purpose applications	μPD789046	16 K	1ch	1ch	1ch	1ch	-	-	1ch (UART: 1ch)	34	1.8 V	-
	μPD789026	4 K to 16 K			-							
	μPD789014	2 K to 4 K	2ch	-	22							
Small-scale package, general-purpose applications + A/D converter	μPD789217AY	16 K to 24 K	3ch	1ch	1ch	1ch	-	8ch	2ch (UART: 1ch SMB: 1ch)	31	1.8 V	RC oscillation version, on-chip EEPROM
	μPD789197AY											On-chip EEPROM
	μPD789177	8 K to 16 K	1ch	-	-	-	-	-	1ch (UART: 1ch)	20	-	On-chip EEPROM
	μPD789167											8ch
	μPD789156								4ch	4ch	-	
	μPD789146								4ch	-	-	
	μPD789134A								2 K to 8 K	4ch	4ch	-
	μPD789124A								4ch	-	-	
	μPD789114A								-	4ch	-	
μPD789104A	4ch	-	-									
Inverter control	μPD789842	8 K to 16 K	3ch	<b>Note</b>	1ch	1ch	8ch	-	1ch (UART: 1ch)	30	4.0 V	-
LCD drive	μPD789830	24 K	1ch	1ch	1ch	1ch	-	-	1ch (UART: 1ch)	30	2.7 V	-
	μPD789417A	12 K to 24 K										
	μPD789407A	24 K	7ch	-	25							
	μPD789457	16 K to 24 K	2ch	-	-	-	-	4ch	2ch (UART: 1ch)	-	-	RC oscillation version
	μPD789447											4ch
	μPD789437	4ch	4ch	-	-							
	μPD789427	4ch	-	-								
	μPD789316	8 K to 16 K	-	-	-	-	-	-	-	23	-	RC oscillation version
μPD789306	-											
ASSP	μPD789800	8 K	2ch	1ch	-	1ch	-	-	2ch (USB: 1ch)	31	4.0 V	-
	μPD789840								1ch	29	2.8 V	
	μPD789861	4 K	-	-	-	-	-	-	-	14	1.8 V	RC oscillation version
	μPD789860											-
IC card	μPD789810	6 K	-	-	-	1ch	-	-	-	1	2.7 V	On-chip EEPROM

**Note** 10-bit timer: 1 channel

FUNCTIONS


Item		Function
Internal memory	Flash memory	16K bytes
	High-speed RAM	256 bytes
Minimum instruction execution time		0.33 μs/1.33 μs (when the system clock operates at 6.0 MHz)
General-purpose register		8 bits × 8 registers
Instruction set		<ul style="list-style-type: none"> <li>• 16-bit operation</li> <li>• Bit manipulation (set, reset, and test) etc.</li> </ul>
I/O ports		CMOS I/O: 31 pins (Of these, 18 pins can be switched to N-ch open-drain I/O pins.)
Serial interface		<ul style="list-style-type: none"> <li>• USB (Universal Serial Bus) function : 1 channel</li> <li>• Three-wire serial I/O mode : 1 channel</li> </ul>
Timer		<ul style="list-style-type: none"> <li>• 8-bit timer 00 : 1 channel</li> <li>• 8-bit timer/event counter 01 : 1 channel</li> <li>• Watchdog timer : 1 channel</li> </ul>
Regulator		Incorporated ( $V_{REG} = 3.3 \pm 0.3 V$ )
★ Vector interrupt source	Maskable	Internal: 9, external: 2
	Nonmaskable	Internal: 1
Power supply voltage		$V_{DD} = 4.0$ to $5.5 V$
Operating ambient temperature		<ul style="list-style-type: none"> <li>• <math>T_A = -40^{\circ}C</math> to <math>+85^{\circ}C</math> (when the USB is not operating)</li> <li>• <math>T_A = 0^{\circ}C</math> to <math>+70^{\circ}C</math> (when the USB is operating)</li> <li>• <math>T_A = 10^{\circ}C</math> to <math>40^{\circ}C</math> (when a flash memory is written)</li> </ul>
★ Package		<ul style="list-style-type: none"> <li>• 44-pin plastic QFP (10 × 10 mm, 2.7-mm resin thickness)</li> <li>• 44-pin plastic LQFP (10 × 10 mm, 1.4-mm resin thickness)</li> </ul>

## CONTENTS

1.	PIN CONFIGURATION (TOP VIEW) .....	6
2.	BLOCK DIAGRAM .....	7
3.	DIFFERENCES BETWEEN μPD78F9801 AND MASKED ROM VERSION .....	8
4.	PIN FUNCTIONS .....	9
4.1	Port Pins .....	9
4.2	Non-Port Pins .....	10
4.3	Pin Input/Output Circuits and Handling of Unused Pins .....	11
★ 5.	MEMORY SPACE .....	13
6.	FLASH MEMORY PROGRAMMING .....	14
6.1	Selecting Communication Mode .....	14
6.2	Function of Flash Memory Programming .....	15
6.3	Flashpro III Connection .....	15
6.4	Example of Settings for Flashpro III (PG-FP3) .....	17
★ 7.	INSTRUCTION SET OVERVIEW .....	18
7.1	Legend .....	18
7.2	Operations .....	20
8.	ELECTRICAL CHARACTERISTICS .....	25
9.	PACKAGE DRAWINGS .....	34
★ 10.	RECOMMENDED SOLDERING CONDITIONS .....	36
APPENDIX A DEVELOPMENT TOOLS .....		37
APPENDIX B RELATED DOCUMENTS .....		39

1. PIN CONFIGURATION (TOP VIEW)


- 44-pin plastic QFP (10 × 10 mm, 2.7-mm resin thickness)  
μPD78F9801GB-3BS-MTX
- ★ • 44-pin plastic LQFP (10 × 10 mm, 1.4-mm resin thickness)  
μPD78F9801GB-8ES



**Caution** In normal operation mode, connect the VPP pin directly to the VSS0 or VSS1 pin.

INTP0	: Interrupt from peripherals	SI10	: Serial data input
KR00 - KR07	: Key return	SO10	: Serial data output
NC	: No connection	TI01	: Timer input
P00-P07	: Port 0	TO01	: Timer output
P10-P17	: Port 1	USBDM, USBDP	: Universal serial bus data
P20-P26	: Port 2	VDD0, VDD1	: Power supply
P40-P47	: Port 4	VPP	: Programming power supply
RESET	: Reset	VSS0, VSS1	: Ground
REGC	: Voltage regulator for USB function	X1, X2	: Crystal
SCK10	: Serial clock input/output		

2. BLOCK DIAGRAM



★ 3. DIFFERENCES BETWEEN μPD78F9801 AND MASKED ROM VERSION

The μPD78F9801 is a product that substitutes flash memory for the internal ROM of the masked ROM version (μPD789800). The differences between the μPD78F9801 and the masked ROM versions are shown in Table 3-1.

Table 3-1. Differences between μPD78F9801 and Masked ROM Version

Item		Flash memory version	Masked ROM version
		μPD78F9801	μPD789800
Internal memory	ROM	16 Kbytes (Flash memory)	8 Kbytes
	High-speed RAM	256 bytes	
IC pin		Not provided	Provided
V <sub>PP</sub> pin		Provided	Not provided
Electric characteristics		See the relevant data sheet	

**Caution** There are differences in the amount of noise tolerance and noise radiation between flash memory versions and masked ROM versions. When considering changing from a flash memory version to a masked ROM version during process from experimental manufacturing to mass production, make sure to sufficiently evaluate the masked ROM versions using commercial samples (CS) (not engineering samples (ES)).



4. PIN FUNCTIONS

4.1 Port Pins

Pin name	I/O	Function	When reset	Also used as
P00-P07	I/O	Port 0 8-bit input/output port Input or output is specifiable bit by bit. When used as an input port, the use of on-chip pull-up resistors can be specified by software. CMOS output or N-ch open-drain output is specifiable in 8-bit units.	Input	-
P10-P17	I/O	Port 1 8-bit input/output port Input or output is specifiable bit by bit. When used as an input port, the use of on-chip pull-up resistors can be specified by software. CMOS output or N-ch open-drain output is specifiable in 8-bit units.	Input	-
P20	I/O	Port 2 7-bit input/output port Input or output is specifiable bit by bit. When used as an input port, the use of on-chip pull-up resistors can be specified by software. Only for P25 and P26, CMOS output or N-ch open-drain output is specifiable bit by bit.	Input	$\overline{\text{SCK10}}$
P21				SO10
P22				SI10
P23-P25				-
P26				$\overline{\text{INTP0/TI01/TO01}}$
P40-P47	I/O	Port 4 8-bit input/output port Input or output is specifiable bit by bit. When used as an input port, the use of on-chip pull-up resistors can be specified by software.	Input	$\overline{\text{KR00 - KR07}}$

4.2 Non-Port Pins

Pin name	I/O	Function	When reset	Also used as
INTP0	Input	External interrupt request input for which effective edges (rising and/or falling edges) can be specified	Input	P26/TI01/TO01
$\overline{\text{KR00}} - \overline{\text{KR07}}$	Input	Input for detecting key return signals	Input	P40-P47
REGC	-	Internally generated power supply for driving USB driver/receiver. Connect this pin to V <sub>SS</sub> through a 220-Ω resistor and a 0.1-μF capacitor.	-	-
$\overline{\text{RESET}}$	Input	System reset input	Input	-
$\overline{\text{SCK10}}$	I/O	Serial clock input/output for serial interface	Input	P20
SI10	Input	Serial data input for serial interface	Input	P22
SO10	Output	Serial data output for serial interface	Input	P21
TI01	Input	External count clock input to 8-bit timer/event counter 01	Input	P26/INTP0/TO01
TO01	Output	Timer output from 8-bit timer/event counter 01	Input	P26/INTP0/TI01
USBDM	I/O	Serial data input/output (negative side) for USB function. The pull-up resistor (1.5 kΩ) for the USBDM pin must be connected to the REGC pin.	Input	-
USBDP	I/O	Serial data input/output (positive side) for USB function	Input	-
X1	Input	Connected to crystal for system clock oscillator	Input	-
X2	-		-	
V <sub>DD0</sub>	-	Positive supply voltage for ports	-	-
V <sub>DD1</sub>	-	Positive supply voltage for circuits other than ports	-	-
V <sub>SS0</sub>	-	Ground potential for ports	-	-
V <sub>SS1</sub>	-	Ground potential for circuits other than ports	-	-
V <sub>PP</sub>	-	Flash memory programming mode setting. High-voltage application for program write/verify. Connect directly to V <sub>SS0</sub> or V <sub>SS1</sub> in normal operation mode.	-	-
NC	-	Not internally connected. Leave this pin open.	-	-

**4.3 Pin Input/Output Circuits and Handling of Unused Pins**

Table 4-1 lists the types of input/output circuits for each pin and explains how unused pins are handled.


Figure 4-1 shows the configuration of each type of input/output circuit.



**Table 4-1. Type of Input/Output Circuit for Each Pin**

Pin name	I/O circuit type	I/O	Recommended connection of unused pins
P00-P07	5-R	I/O	Input : Connect these pins separately to V <sub>DD0</sub> , V <sub>DD1</sub> , V <sub>SS0</sub> , or V <sub>SS1</sub> via respective resistors. Output : Leave these pins open.
P10-P17			
P20/ $\overline{\text{SCK10}}$	8-C		
P21/SO10			
P22/SI10			
P23, P24			
P25			
P26/INTP0/TI01/TO01	8-F		
P40/ $\overline{\text{KR00}}$ -P47/ $\overline{\text{KR07}}$	8-C		
USBDM	24-A		
USBDP		Connect this pin to V <sub>SS0</sub> or V <sub>SS1</sub> via resistors.	
$\overline{\text{RESET}}$	2	Input	-
V <sub>PP</sub>	-	-	Connect this pin directly to V <sub>SS0</sub> or V <sub>SS1</sub> .
NC	-	-	Leave this pin open.
REGC	-	-	Connect this pin to the USBDM pin.


Figure 4-1. Pin Input/Output Circuits



★ 5. MEMORY SPACE

Figure 5-1 shows the memory map of the μPD78F9801.

Figure 5-1. Memory Map



★ 6. FLASH MEMORY PROGRAMMING

The on-chip program memory in the μPD78F9801 is a flash memory.

The flash memory can be written with the μPD78F9801 mounted on the target system (on-board). Connect the dedicated flash programmer (Flashpro III (model number: FL-PR3, PG-FP3)) to the host machine and target system to write the flash memory.

**Remark** FL-PR3 is made by Naito Densai Machida Mfg. Co., Ltd..

6.1 Selecting Communication Mode

The flash memory is written by using Flashpro III and by means of serial communication. Select a communication mode from those listed in Table 6-1. To select a communication mode, the format shown in Figure 6-1 is used. Each communication mode is selected by the number of V<sub>PP</sub> pulses shown in Table 6-1.

**Caution** When the pseudo 3-wire mode is selected as the communication mode, pins to be used differ depending on the version of the μPD78F9801. Be sure to check the marking of the version if writing to flash memory when the pseudo 3-wire mode is selected.


Table 6-1. Communication Mode List

Communication mode	Pins used		Number of V <sub>PP</sub> pulses
	Ver. 2.3 or earlier	Ver. 3.0 or later, or without marking	
3-wired serial I/O mode	SCK10/P20 SO10/P21 SI10/P22		0
Pseudo 3-wire mode <sup>Note</sup>	P15 (Serial clock input) P16 (Serial data output) P17 (Serial data input)	P10 (Serial clock input) P11 (Serial data output) P12 (Serial data input)	12
	P45/ $\overline{\text{KR05}}$ (Serial clock input) P46/ $\overline{\text{KR06}}$ (Serial data output) P47/ $\overline{\text{KR07}}$ (Serial data input)	P40/ $\overline{\text{KR00}}$ (Serial clock input) P41/ $\overline{\text{KR01}}$ (Serial data output) P42/ $\overline{\text{KR02}}$ (Serial data input)	13

**Note** Serial transfer is performed by controlling a port by software.

**Caution** Be sure to select a communication mode depending on the V<sub>PP</sub> pulse number shown in Table 6-1.

Figure 6-1. Communication Mode Selection Format



### 6.2 Function of Flash Memory Programming

By transmitting/receiving commands and data in the selected communication mode, operations such as writing to the flash memory are performed. Table 6-2 shows the major functions of flash memory programming.


**Table 6-2. Functions of Flash Memory Programming**

Function	Description
Batch erase	Erases all contents of memory
Batch blank check	Checks erased state of entire memory
Data write	Write to flash memory based on write start address and number of data written (number of bytes)
Batch verify	Compares all contents of memory with input data

### 6.3 Flashpro III Connection


How the Flashpro III is connected to the μPD78F9801 differs depending on the communication mode (3-wired serial I/O or pseudo 3-wire mode). Figures 6-2 to 6-4 show the connection in the respective mode.

**Figure 6-2. Flashpro III Connection in 3-wired Serial I/O Mode**




**Note** n = 1, 2

**Figure 6-3. Flashpro III Connection in Pseudo 3-Wire Mode (When Port 1 is Used)  
(Ver.3.0 or later, or without marking)**



**Note** n= 1, 2

**Figure 6-4. Flashpro III Connection in Pseudo 3-Wire Mode (When Port 4 is Used)  
(Ver.3.0 or later, or without marking)**



**Note** n= 1, 2



**6.4 Example of Settings for Flashpro III (PG-FP3)**

Set as follows when writing to flash memory using the Flashpro III (PG-FP3).

- <1> Download the parameter file.
- <2> Select the serial mode and the serial clock using the type command.
- <3> The following is a setting example using the PG-FP3.

**Table 6-3. Example Using PG-FP3**

Communication mode	Setting example using PG-FP3		Number of V <sub>PP</sub> pulses <sup>Note</sup>
3-wired serial I/O mode	COMM PORT	SIO ch-0	0
	CPU CLK	On target board	
		In Flashpro	
	On target board	6.0 MHz	
	SIO CLK	1.0 MHz	
	In Flashpro	6.0 MHz	
SIO CLK	1.0 MHz		
Pseudo 3-wire mode	COMM PORT	Port A	12
	CPU CLK	On target board	
		In Flashpro	
	On target board	6.0 MHz	
	SIO CLK	1 kHz	
	In Flashpro	6.0 MHz	
	SIO CLK	1 kHz	
	COMM PORT	Port B	13
	CPU CLK	On target board	
		In Flashpro	
	On target board	6.0 MHz	
	SIO CLK	1 kHz	
In Flashpro	6.0 MHz		
SIO CLK	1 kHz		

**Note** The number of V<sub>PP</sub> pulses supplied from the Flashpro III during serial communication initialization. The pins to be used in communication are determined by this number of pulses.

**Remark** COMM PORT: Selection of serial port  
 SIO CLK : Selection of serial clock frequency  
 CPU CLK : Selection of CPU clock source to be input

## 7. INSTRUCTION SET OVERVIEW

The instruction set for the μPD78F9801 is listed later.

### 7.1 Legend

#### 7.1.1 Operand formats and descriptions

The description made in the operand field of each instruction conforms to the operand format for the instructions listed below (the details conform with the assembly specification). If more than one operand format is listed for an instruction, one is selected. Uppercase letters, #, !, \$, and a pair of [ and ] are used to specify keywords, which must be written exactly as they appear. The meanings of these special characters are as follows:

- #: Immediate data specification
- \$: Relative address specification
- !: Absolute address specification
- [ and ]: Indirect address specification

Immediate data should be described using appropriate values or labels. The specification of values and labels must be accompanied by #, !, \$, or a pair of [ and ].

Operand registers, expressed as r or rp in the formats, can be described using both functional names (X, A, C, etc.) and absolute names (R0, R1, R2, and other names listed in Table 7-1).

**Table 7-1. Operand Formats and Descriptions**

Format	Description
r rp sfr	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7) AX (RP0), BC (RP1), DE (RP2), HL (RP3) Special function register symbol
saddr saddrp	FE20H to FF1FH: Immediate data or label FE20H to FF1FH: Immediate data or label (even addresses only)
addr16 addr5	0000H to FFFFH: Immediate data or label (only even address for 16-bit data transfer instructions) 0040H to 007FH: Immediate data or label (even addresses only)
word byte bit	16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label

### 7.1.2 Descriptions of the operation field

A	: A register (8-bit accumulator)
X	: X register
B	: B register
C	: C register
D	: D register
E	: E register
H	: H register
L	: L register
AX	: AX register pair (16-bit accumulator)
BC	: BC register pair
DE	: DE register pair
HL	: HL register pair
PC	: Program counter
SP	: Stack pointer
PSW	: Program status word
CY	: Carry flag
AC	: Auxiliary carry flag
Z	: Zero flag
IE	: Interrupt request enable flag
NMIS	: Flag to indicate that a nonmaskable interrupt is being handled
()	: Contents of a memory location indicated by a parenthesized address or register name
X <sub>H</sub> , X <sub>L</sub>	: Upper and lower 8 bits of a 16-bit register
^	: Logical product (AND)
∨	: Logical sum (OR)
⊕	: Exclusive OR
—	: Inverted data
addr16	: 16-bit immediate data or label
jdisp8	: Signed 8-bit data (displacement value)

### 7.1.3 Description of the flag operation field

(blank)	: No change
0	: To be cleared to 0
1	: To be set to 1
×	: To be set or cleared according to the result
R	: To be restored to the previous value

7.2 Operations

Mnemonic	Operand	Byte	Clock	Operation	Flag		
					Z	AC	CY
MOV	r, #byte	3	6	$r \leftarrow \text{byte}$			
	saddr, #byte	3	6	$(\text{saddr}) \leftarrow \text{byte}$			
	sfr, #byte	3	6	$\text{sfr} \leftarrow \text{byte}$			
	A, r <small>Note 1</small>	2	4	$A \leftarrow r$			
	r, A <small>Note 1</small>	2	4	$r \leftarrow A$			
	A, saddr	2	4	$A \leftarrow (\text{saddr})$			
	saddr, A	2	4	$(\text{saddr}) \leftarrow A$			
	A, sfr	2	4	$A \leftarrow \text{sfr}$			
	sfr, A	2	4	$\text{sfr} \leftarrow A$			
	A, !addr16	3	8	$A \leftarrow (\text{addr16})$			
	!addr16, A	3	8	$(\text{addr16}) \leftarrow A$			
	PSW, #byte	3	6	$\text{PSW} \leftarrow \text{byte}$	×	×	×
	A, PSW	2	4	$A \leftarrow \text{PSW}$			
	PSW, A	2	4	$\text{PSW} \leftarrow A$	×	×	×
	A, [DE]	1	6	$A \leftarrow (\text{DE})$			
	[DE], A	1	6	$(\text{DE}) \leftarrow A$			
	A, [HL]	1	6	$A \leftarrow (\text{HL})$			
	[HL], A	1	6	$(\text{HL}) \leftarrow A$			
	A, [HL + byte]	2	6	$A \leftarrow (\text{HL} + \text{byte})$			
[HL + byte], A	2	6	$(\text{HL} + \text{byte}) \leftarrow A$				
XCH	A, X	1	4	$A \leftrightarrow X$			
	A, r <small>Note 2</small>	2	6	$A \leftrightarrow r$			
	A, saddr	2	6	$A \leftrightarrow (\text{saddr})$			
	A, sfr	2	6	$A \leftrightarrow (\text{sfr})$			
	A, [DE]	1	8	$A \leftrightarrow (\text{DE})$			
	A, [HL]	1	8	$A \leftrightarrow (\text{HL})$			
	A, [HL + byte]	2	8	$A \leftrightarrow (\text{HL} + \text{byte})$			
MOVW	rp, #word	3	6	$\text{rp} \leftarrow \text{word}$			
	AX, saddrp	2	6	$\text{AX} \leftarrow (\text{saddrp})$			
	saddrp, AX	2	8	$(\text{saddrp}) \leftarrow \text{AX}$			
	AX, rp <small>Note 3</small>	1	4	$\text{AX} \leftarrow \text{rp}$			
	rp, AX <small>Note 3</small>	1	4	$\text{rp} \leftarrow \text{AX}$			

- Notes**
1. Except when  $r = A$ .
  2. Except when  $r = A$  or  $X$ .
  3. Only when  $\text{rp} = \text{BC}, \text{DE},$  or  $\text{HL}$ .

**Remark** The instruction clock cycle is based on the CPU clock ( $f_{\text{CPU}}$ ), specified in the processor clock control register (PCC).

Mnemonic	Operand	Byte	Clock	Operation	Flag		
					Z	AC	CY
XCHW	AX, rp <sup>Note</sup>	1	8	$AX \leftrightarrow rp$			
ADD	A, #byte	2	4	$A, CY \leftarrow A + \text{byte}$	×	×	×
	saddr, #byte	3	6	$(saddr), CY \leftarrow (saddr) + \text{byte}$	×	×	×
	A, r	2	4	$A, CY \leftarrow A + r$	×	×	×
	A, saddr	2	4	$A, CY \leftarrow A + (saddr)$	×	×	×
	A, !addr16	3	8	$A, CY \leftarrow A + (\text{addr16})$	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A + (\text{HL})$	×	×	×
	A, [HL + byte]	2	6	$A, CY \leftarrow A + (\text{HL} + \text{byte})$	×	×	×
ADDC	A, #byte	2	4	$A, CY \leftarrow A + \text{byte} + CY$	×	×	×
	saddr, #byte	3	6	$(saddr), CY \leftarrow (saddr) + \text{byte} + CY$	×	×	×
	A, r	2	4	$A, CY \leftarrow A + r + CY$	×	×	×
	A, saddr	2	4	$A, CY \leftarrow A + (saddr) + CY$	×	×	×
	A, !addr16	3	8	$A, CY \leftarrow A + (\text{addr16}) + CY$	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A + (\text{HL}) + CY$	×	×	×
	A, [HL + byte]	2	6	$A, CY \leftarrow A + (\text{HL} + \text{byte}) + CY$	×	×	×
SUB	A, #byte	2	4	$A, CY \leftarrow A - \text{byte}$	×	×	×
	saddr, #byte	3	6	$(saddr), CY \leftarrow (saddr) - \text{byte}$	×	×	×
	A, r	2	4	$A, CY \leftarrow A - r$	×	×	×
	A, saddr	2	4	$A, CY \leftarrow A - (saddr)$	×	×	×
	A, !addr16	3	8	$A, CY \leftarrow A - (\text{addr16})$	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A - (\text{HL})$	×	×	×
	A, [HL + byte]	2	6	$A, CY \leftarrow A - (\text{HL} + \text{byte})$	×	×	×
SUBC	A, #byte	2	4	$A, CY \leftarrow A - \text{byte} - CY$	×	×	×
	saddr, #byte	3	6	$(saddr), CY \leftarrow (saddr) - \text{byte} - CY$	×	×	×
	A, r	2	4	$A, CY \leftarrow A - r - CY$	×	×	×
	A, saddr	2	4	$A, CY \leftarrow A - (saddr) - CY$	×	×	×
	A, !addr16	3	8	$A, CY \leftarrow A - (\text{addr16}) - CY$	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A - (\text{HL}) - CY$	×	×	×
	A, [HL + byte]	2	6	$A, CY \leftarrow A - (\text{HL} + \text{byte}) - CY$	×	×	×
AND	A, #byte	2	4	$A \leftarrow A \wedge \text{byte}$	×		
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \wedge \text{byte}$	×		
	A, r	2	4	$A \leftarrow A \wedge r$	×		
	A, saddr	2	4	$A \leftarrow A \wedge (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \wedge (\text{addr16})$	×		
	A, [HL]	1	6	$A \leftarrow A \wedge (\text{HL})$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \wedge (\text{HL} + \text{byte})$	×		

**Note** Only when rp = BC, DE, or HL.

**Remark** The instruction clock cycle is based on the CPU clock (f<sub>cpu</sub>), specified in the processor clock control register (PCC).

Mnemonic	Operand	Byte	Clock	Operation	Flag		
					Z	AC	CY
OR	A, #byte	2	4	$A \leftarrow A \vee \text{byte}$	×		
	saddr, #byte	3	6	$(\text{saddr}) \leftarrow (\text{saddr}) \vee \text{byte}$	×		
	A, r	2	4	$A \leftarrow A \vee r$	×		
	A, saddr	2	4	$A \leftarrow A \vee (\text{saddr})$	×		
	A, !addr16	3	8	$A \leftarrow A \vee (\text{addr16})$	×		
	A, [HL]	1	6	$A \leftarrow A \vee (\text{HL})$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \vee (\text{HL} + \text{byte})$	×		
XOR	A, #byte	2	4	$A \leftarrow A \nabla \text{byte}$	×		
	saddr, #byte	3	6	$(\text{saddr}) \leftarrow (\text{saddr}) \nabla \text{byte}$	×		
	A, r	2	4	$A \leftarrow A \nabla r$	×		
	A, saddr	2	4	$A \leftarrow A \nabla (\text{saddr})$	×		
	A, !addr16	3	8	$A \leftarrow A \nabla (\text{addr16})$	×		
	A, [HL]	1	6	$A \leftarrow A \nabla (\text{HL})$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \nabla (\text{HL} + \text{byte})$	×		
CMP	A, #byte	2	4	$A - \text{byte}$	×	×	×
	saddr, #byte	3	6	$(\text{saddr}) - \text{byte}$	×	×	×
	A, r	2	4	$A - r$	×	×	×
	A, saddr	2	4	$A - (\text{saddr})$	×	×	×
	A, !addr16	3	8	$A - (\text{addr16})$	×	×	×
	A, [HL]	1	6	$A - (\text{HL})$	×	×	×
	A, [HL + byte]	2	6	$A - (\text{HL} + \text{byte})$	×	×	×
ADDW	AX, #word	3	6	$\text{AX}, \text{CY} \leftarrow \text{AX} + \text{word}$	×	×	×
SUBW	AX, #word	3	6	$\text{AX}, \text{CY} \leftarrow \text{AX} - \text{word}$	×	×	×
CMPW	AX, #word	3	6	$\text{AX} - \text{word}$	×	×	×
INC	r	2	4	$r \leftarrow r + 1$	×	×	
	saddr	2	4	$(\text{saddr}) \leftarrow (\text{saddr}) + 1$	×	×	
DEC	r	2	4	$r \leftarrow r - 1$	×	×	
	saddr	2	4	$(\text{saddr}) \leftarrow (\text{saddr}) - 1$	×	×	
INCW	rp	1	4	$\text{rp} \leftarrow \text{rp} + 1$			
DECW	rp	1	4	$\text{rp} \leftarrow \text{rp} - 1$			
ROR	A, 1	1	2	$(\text{CY}, A_7 \leftarrow A_0, A_{m-1} \leftarrow A_m) \times 1$			×
ROL	A, 1	1	2	$(\text{CY}, A_0 \leftarrow A_7, A_{m+1} \leftarrow A_m) \times 1$			×
RORC	A, 1	1	2	$(\text{CY} \leftarrow A_0, A_7 \leftarrow \text{CY}, A_{m-1} \leftarrow A_m) \times 1$			×
ROLC	A, 1	1	2	$(\text{CY} \leftarrow A_7, A_0 \leftarrow \text{CY}, A_{m+1} \leftarrow A_m) \times 1$			×

**Remark** The instruction clock cycle is based on the CPU clock (f<sub>CPU</sub>), specified in the processor clock control register (PCC).

Mnemonic	Operand	Byte	Clock	Operation	Flag		
					Z	AC	CY
SET1	saddr. bit	3	6	(saddr. bit) ← 1			
	sfr. bit	3	6	sfr. bit ← 1			
	A. bit	2	4	A. bit ← 1			
	PSW. bit	3	6	PSW. bit ← 1	×	×	×
	[HL]. bit	2	10	(HL). bit ← 1			
CLR1	saddr. bit	3	6	(saddr. bit) ← 0			
	sfr. bit	3	6	sfr. bit ← 0			
	A. bit	2	4	A. bit ← 0			
	PSW. bit	3	6	PSW. bit ← 0	×	×	×
	[HL]. bit	2	10	(HL). bit ← 0			
SET1	CY	1	2	CY ← 1			1
CLR1	CY	1	2	CY ← 0			0
NOT1	CY	1	2	CY ← $\overline{CY}$			×
CALL	laddr16	3	6	(SP - 1) ← (PC + 3) <sub>H</sub> , (SP - 2) ← (PC + 3) <sub>L</sub> , PC ← addr16, SP ← SP - 2			
CALLT	[addr5]	1	8	(SP - 1) ← (PC + 1) <sub>H</sub> , (SP - 2) ← (PC + 1) <sub>L</sub> , PC <sub>H</sub> ← (00000000, addr5 + 1), PC <sub>L</sub> ← (00000000, addr5), SP ← SP - 2			
RET		1	6	PC <sub>H</sub> ← (SP + 1), PC <sub>L</sub> ← (SP), SP ← SP + 2			
RETI		1	8	PC <sub>H</sub> ← (SP + 1), PC <sub>L</sub> ← (SP), PSW ← (SP + 2), SP ← SP + 3, NMIS ← 0	R	R	R
PUSH	PSW	1	2	(SP - 1) ← PSW, SP ← SP - 1			
	rp	1	4	(SP - 1) ← rp <sub>H</sub> , (SP - 2) ← rp <sub>L</sub> , SP ← SP - 2			
POP	PSW	1	4	PSW ← (SP), SP ← SP + 1	R	R	R
	rp	1	6	rp <sub>H</sub> ← (SP + 1), rp <sub>L</sub> ← (SP), SP ← SP + 2			
MOVW	SP, AX	2	8	SP ← AX			
	AX, SP	2	6	AX ← SP			
BR	laddr16	3	6	PC ← addr16			
	\$addr16	2	6	PC ← PC + 2 + jdisp8			
	AX	1	6	PC <sub>H</sub> ← A, PC <sub>L</sub> ← X			

**Remark** The instruction clock cycle is based on the CPU clock (f<sub>cpu</sub>), specified in the processor clock control register (PCC).

Mnemonic	Operand	Byte	Clock	Operation	Flag		
					Z	AC	CY
BC	\$addr16	2	6	PC ← PC + 2 + jdisp8 if CY = 1			
BNC	\$addr16	2	6	PC ← PC + 2 + jdisp8 if CY = 0			
BZ	\$addr16	2	6	PC ← PC + 2 + jdisp8 if Z = 1			
BNZ	\$addr16	2	6	PC ← PC + 2 + jdisp8 if Z = 0			
BT	saddr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if (saddr. bit) = 1			
	sfr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if sfr. bit = 1			
	A. bit, \$addr16	3	8	PC ← PC + 3 + jdisp8 if A. bit = 1			
	PSW. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if PSW. bit = 1			
BF	saddr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if (saddr. bit) = 0			
	sfr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if sfr. bit = 0			
	A. bit, \$addr16	3	8	PC ← PC + 3 + jdisp8 if A. bit = 0			
	PSW. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if PSW. bit = 0			
DBNZ	B, \$addr16	2	6	B ← B - 1, then PC ← PC + 2 + jdisp8 if B ≠ 0			
	C, \$addr16	2	6	C ← C - 1, then PC ← PC + 2 + jdisp8 if C ≠ 0			
	saddr, \$addr16	3	8	(saddr) ← (saddr) - 1, then PC ← PC + 3 + jdisp8 if (saddr) ≠ 0			
NOP		1	2	No Operation			
EI		3	6	IE ← 1 (Enable Interrupt)			
DI		3	6	IE ← 0 (Disable Interrupt)			
HALT		1	2	Set HALT Mode			
STOP		1	2	Set STOP Mode			

**Remark** The instruction clock cycle is based on the CPU clock (f<sub>CPU</sub>), specified in the processor clock control register (PCC).



8. ELECTRICAL CHARACTERISTICS

★ ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C)

Parameter	Symbol	Conditions	Rated value	Unit
Supply voltage	V <sub>DD</sub>		-0.3 to +6.5	V
Input voltage	V <sub>I</sub>		-0.3 to V <sub>DD</sub> + 0.3	V
Output voltage	V <sub>O</sub>		-0.3 to V <sub>DD</sub> + 0.3	V
Output high current	I <sub>OH</sub>	Each pin	-10	mA
		Total for all pins	-30	mA
Output low current	I <sub>OL</sub>	Each pin	30	mA
		Total for all pins	160	mA
Operating ambient temperature	T <sub>A</sub>	In normal operation mode	-40 to +85	°C
		During flash memory programming	10 to 40	°C
Storage temperature	T <sub>stg</sub>		-40 to +125	°C

**Caution** Absolute maximum ratings are rated values beyond which physical damage will be caused to the product; if the rated value of any of the parameters in the above table is exceeded, even momentarily, the quality of the product may deteriorate. Always use the product within its rated values.

**Remark** The characteristics of a dual-function pin do not differ between the port function and the secondary function, unless otherwise stated.

★ CHARACTERISTICS OF THE SYSTEM CLOCK OSCILLATION CIRCUIT  
 (T<sub>A</sub> = -40°C to +85°C, V<sub>DD</sub> = 4.0 to 5.5 V)

Resonator	Recommended circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal		Oscillator frequency (f <sub>x</sub> ) <sup>Note 1</sup>		6.0	6.0	6.0	MHz
		Oscillation settling time <sup>Note 2</sup>				10	ms
External clock		X1 input frequency (f <sub>x</sub> ) <sup>Note 1</sup>		6.0	6.0	6.0	MHz
		X1 input high/low level width (t <sub>xH</sub> , t <sub>xL</sub> )		71		83	ns

- Notes**
1. Only the characteristics of the oscillation circuit are indicated. See the description of the AC characteristics for the instruction execution time.
  2. Time required for oscillation to settle once a reset sequence ends or STOP mode is deselected. Use a resonator that can settle oscillation before the oscillation settling time expires.

**Caution** When using the system clock oscillation circuit, observe the following conditions for the wiring of that section enclosed in dotted lines in the above diagrams, so as to avoid the influence of the wiring capacitance.

- Keep the wiring as short as possible.
- Do not allow signal wires to cross one another.
- Keep the wiring away from wires that carry a high, non-stable current.
- Keep the grounding point of the capacitors at the same level as V<sub>SS0</sub>.
- Do not connect the grounding point to a grounding wire that carries a high current.
- Do not extract a signal from the oscillation circuit.

★ FLASH MEMORY WRITE/DELETE CHARACTERISTICS (T<sub>A</sub> = 10°C to 40°C, V<sub>DD</sub> = 4.0 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Write current (V <sub>DD</sub> pin)	I <sub>DDW</sub>	When V <sub>PP</sub> supply voltage = V <sub>PP1</sub> (in 6.0-MHz operation mode)			18 <sup>Note</sup>	mA
Write current (V <sub>PP</sub> pin)	I <sub>PPW</sub>	When V <sub>PP</sub> supply voltage = V <sub>PP1</sub>			7.5	mA
Delete current (V <sub>DD</sub> pin)	I <sub>DDE</sub>	When V <sub>PP</sub> supply voltage = V <sub>PP1</sub> (in 6.0-MHz operation mode)			18 <sup>Note</sup>	mA
Delete current (V <sub>PP</sub> pin)	I <sub>PPE</sub>	When V <sub>PP</sub> supply voltage = V <sub>PP1</sub>			100	mA
Unit delete time	t <sub>er</sub>		1	1	1	s
Total delete time	t <sub>era</sub>				20	s
Write count		Delete/write are regarded as 1 cycle			1	Times
V <sub>PP</sub> supply voltage	V <sub>PP0</sub>	In normal operation	0		0.2V <sub>DD</sub>	V
	V <sub>PP1</sub>	During flash memory programming	9.7	10.0	10.3	V

**Note** The current flowing to the ports (including the current flowing through the on-chip pull-up resistors) is not included.

DC CHARACTERISTICS (T<sub>A</sub> = -40°C to +85°C, V<sub>DD</sub> = 4.0 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
★ Output high current	I <sub>OH</sub>	Each pin			-1	mA	
		Total for all pins			-15	mA	
★ Output low current	I <sub>OL</sub>	Each pin			10	mA	
		Total for all pins			80	mA	
Input high voltage	V <sub>IH1</sub>	P00-P07, P10-P17	0.7V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH2</sub>	RESET, P20-P26, P40-P47	0.8V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH3</sub>	X1	V <sub>DD</sub> - 0.1		V <sub>DD</sub>	V	
	V <sub>IH4</sub>	USBDM, USBDP T <sub>A</sub> = 0°C to +70°C	2.0		3.6	V	
★ Input low voltage	V <sub>IL1</sub>	P00-P07, P10-P17	0		0.3V <sub>DD</sub>	V	
	V <sub>IL2</sub>	RESET, P20, P22, P40-P47	0		0.2V <sub>DD</sub>	V	
	V <sub>IL3</sub>	X1	0		0.1	V	
	V <sub>IL4</sub>	USBDM, USBDP T <sub>A</sub> = 0°C to +70°C	0		0.8	V	
Output high voltage	V <sub>OH1</sub>	Pins other than USBDM and USBDP	I <sub>O</sub> = -1 mA	V <sub>DD</sub> - 1.0		V	
	V <sub>OH2</sub>	USBDM, USBDP T <sub>A</sub> = 0°C to +70°C, RL = 15 kΩ (connected to V <sub>SS</sub> ) <sup>Note 1</sup>		2.8		V	
Output low voltage	V <sub>OL1</sub>	Pins other than USBDM and USBDP	I <sub>O</sub> = -10 mA		1.0	V	
	V <sub>OL2</sub>	USBDM, USBDP T <sub>A</sub> = 0°C to +70°C, RL = 15 kΩ (connected to V <sub>DD</sub> ) <sup>Note 1</sup>			0.3	V	
High-level input leakage current	I <sub>LIH1</sub>	Pins other than X1, X2, USBDM, and USBDP	V <sub>I</sub> = V <sub>DD</sub>		3	μA	
	I <sub>LIH2</sub>	X1, X2	V <sub>I</sub> = V <sub>DD</sub>		20	μA	
	I <sub>LIH3</sub>	USBDM, USBDP T <sub>A</sub> = 0°C to +70°C	0 V ≤ V <sub>IN</sub> ≤ V <sub>REG</sub>		10	μA	
Low-level input leakage current	I <sub>LIL1</sub>	Pins other than X1, X2, USBDM, and USBDP	V <sub>I</sub> = 0 V		-3	μA	
	I <sub>LIL2</sub>	X1, X2	V <sub>I</sub> = 0 V		-20	μA	
	I <sub>LIL3</sub>	USBDM, USBDP T <sub>A</sub> = 0°C to +70°C	0 V ≤ V <sub>IN</sub> ≤ V <sub>REG</sub>		-10	μA	
★ High-level output leakage current	I <sub>LOH</sub>	V <sub>OUT</sub> = 0 V			3	μA	
Low-level output leakage current	I <sub>LOL</sub>	V <sub>OUT</sub> = 0 V			-3	μA	
Software pull-up resistor	R	V <sub>I</sub> = 0 V	50	100	200	kΩ	
★ Regulator output voltage	V <sub>REG</sub>	I <sub>O</sub> = 0 to -3 mA	3.0	3.3	3.6	V	
★ Supply current <sup>Note 2</sup>	I <sub>DD1</sub>	6.0-MHz crystal oscillation (operating mode) <sup>Note 3</sup>		5.0	10	mA	
	I <sub>DD2</sub>	6.0-MHz crystal oscillation (HALT mode) <sup>Note 3</sup>		1.5	3.5	mA	
	I <sub>DD3</sub>	STOP mode	When the USB function is disabled		10	30	μA
			When the USB function is enabled (T <sub>A</sub> = 0°C to +70°C)		50	100	μA

**Notes 1.** RL is a resistor connected to a bus line.

**2.** The power supply current does not include the current flowing through the on-chip pull-up resistor.

**3.** During high-speed mode operation (when the processor clock control register (PCC) is cleared to 00H)

**Remark** The characteristics of a dual-function pin do not differ between the port function and the secondary function, unless otherwise stated.

AC CHARACTERISTICS

(1) Basic operations (T<sub>A</sub> = -40°C to +85°C, V<sub>DD</sub> = 4.0 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Cycle time (minimum instruction execution time)	T <sub>CY</sub>	When PCC = 00H (f <sub>x</sub> = 6.0 MHz)	0.333	0.333	0.333	μs
		When PCC = 02H (f <sub>x</sub> = 6.0 MHz)	1.333	1.333	1.333	μs
TI01 input frequency	f <sub>TI</sub>		0		4.0	MHz
TI01 input high/low level width	t <sub>TIH</sub> , t <sub>TIL</sub>		0.1			μs
Interrupt input high/low level width	t <sub>INTH</sub> , t <sub>INTL</sub>	INTP0	10			μs
RESET input low level width	t <sub>RSL</sub>		10			μs

(2) Serial interface

(a) USB function (T<sub>A</sub> = 0°C to +70°C, V<sub>DD</sub> = 4.0 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
USBDM and USBDP rise time	t <sub>R</sub>	CL = 50 pF <sup>Note</sup>	75			ns
		CL = 350 pF <sup>Note</sup>			300	ns
USBDM and USBDP fall time	t <sub>F</sub>	CL = 50 pF <sup>Note</sup>	75			ns
		CL = 350 pF <sup>Note</sup>			300	ns
t <sub>R</sub> and t <sub>F</sub> matching	t <sub>RFM</sub>	t <sub>R</sub> /t <sub>F</sub>	80		120	%
Differential output signal cross-over point	V <sub>CRS</sub>		1.3		2.0	V
Data transfer rate	t <sub>DRATE</sub>	When the microcontroller operates at the system clock (f <sub>x</sub> ) of 6.0 MHz	1.5	1.5	1.5	Mbps
Transmission differential signal jitter	t <sub>UDJ1</sub>	Upon transferring the next bit	-95	0	95	ns
	t <sub>UDJ2</sub>	Upon transferring the bit following the next bit	-150	0	150	ns
Transmission EOP width	t <sub>EOP1</sub>		1.25	1.33	1.50	μs
Reception EOP width	t <sub>EOPR1</sub>	EOP width to be eliminated			300	μs
	t <sub>EOPR2</sub>	EOP width to be detected	675			μs
Reception USB reset width	t <sub>URES1</sub>	USB reset width to be eliminated			2.5	μs
	t <sub>URES2</sub>	USB reset width to be detected	5.5			μs

**Note** CL is the capacitance of the USBDM and USBDP output lines.

(b) Three-wire serial I/O mode (T<sub>A</sub> = -40°C to +85°C, V<sub>DD</sub> = 4.0 to 5.5 V)

★ (i)  $\overline{\text{SCK10}}$  ...Internal clock output (when f<sub>x</sub> = 6.0 MHz)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK10}}$ cycle time	t <sub>KCY1</sub>	When TPS100 <sup>Note 1</sup> = 0	667	667	667	ns
		When TPS100 <sup>Note 1</sup> = 1	1,333	1,333	1,333	ns
$\overline{\text{SCK10}}$ high/low level width	t <sub>KH1</sub> , t <sub>KL1</sub>	When TPS100 <sup>Note 1</sup> = 0	283	333		ns
		When TPS100 <sup>Note 1</sup> = 1	617	667		ns
SI10 setup time	t <sub>SIK1</sub>	Relative to $\overline{\text{SCK10}} \uparrow$	150			ns
SI10 hold time	t <sub>KS1</sub>	Relative to $\overline{\text{SCK10}} \uparrow$	When TPS100 <sup>Note 1</sup> = 0	333		ns
			When TPS100 <sup>Note 1</sup> = 1	667		ns
SO10 output delay	t <sub>KS01</sub>	Relative to $\overline{\text{SCK10}} \downarrow$ , CL = 100 pF <sup>Note 2</sup>	0		200	ns


- Notes** 1. Bit 4 of serial operation mode register 10 (CSIM10)  
 2. CL is the capacitance of the SO output line.

(ii)  $\overline{\text{SCK10}}$  ...External clock output


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK10}}$ cycle time	t <sub>KCY2</sub>		667			ns
★ $\overline{\text{SCK10}}$ high/low level width	t <sub>KH2</sub> , t <sub>KL2</sub>		283			ns
SI10 setup time	t <sub>SIK2</sub>		100			ns
★ SI10 hold time	t <sub>KS2</sub>		333			ns
SO10 output delay	t <sub>KS02</sub>	Relative to $\overline{\text{SCK10}} \downarrow$ , CL = 100 pF <sup>Note</sup>	0		250	ns

**Note** CL is the capacitance of the SO output line.


**AC TIMING MEASUREMENT POINTS (except the X1 input and USB function)**




**CLOCK TIMING**




**TI TIMING**



**INTERRUPT INPUT TIMING**




**RESET INPUT TIMING**




SERIAL TRANSFER TIMING

USB Function:


USBDM and USBDP rise/fall time



Transmission different signal jitter




Differential output signal cross-over point, transmission EOP width, reception EOP width, and reception USB reset width



m = 1, 2

Three-Wire Serial I/O Mode:



m = 1, 2




**DATA HOLD CHARACTERISTICS OF DATA MEMORY AT LOW VOLTAGE IN STOP MODE**  
 (T<sub>A</sub> = -40°C to +85°C)

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data hold supply voltage	V <sub>DDDR</sub>		4.0		5.5	V
Release signal set time	t <sub>SREL</sub>		0			μs
Oscillation settling time <sup>Note 1</sup>	t <sub>WAIT</sub>	Reset by $\overline{\text{RESET}}$		2 <sup>15</sup> /f <sub>x</sub>		ms
		Reset by interrupt request		<b>Note 2</b>		ms


- Notes 1.** During the oscillation settling time, CPU operations are disabled to prevent them from becoming unstable upon the start of oscillation.
- 2.** 2<sup>12</sup>/f<sub>x</sub>, 2<sup>15</sup>/f<sub>x</sub>, or 2<sup>17</sup>/f<sub>x</sub> can be selected according to the setting of bits 0 to 2 (OSTS0 to OSTS2) of the oscillation settling time selection register.

**Remark** f<sub>x</sub>: System clock oscillation frequency

**DATA HOLD TIMING (STOP mode release by  $\overline{\text{RESET}}$ )**




**DATA HOLD TIMING (standby release signal: STOP mode release by interrupt signal)**



★ 9. PACKAGE DRAWINGS

44-PIN PLASTIC QFP (10 × 10 mm, 2.7-mm resin thickness)




NOTE

Each lead centerline is located within 0.16 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	13.2±0.2
B	10.0±0.2
C	10.0±0.2
D	13.2±0.2
F	1.0
G	1.0
H	0.37 <sup>+0.08</sup> <sub>-0.07</sub>
I	0.16
J	0.8 (T.P.)
K	1.6±0.2
L	0.8±0.2
M	0.17 <sup>+0.06</sup> <sub>-0.05</sub>
N	0.10
P	2.7±0.1
Q	0.125±0.075
R	3° <sup>+7°</sup> <sub>-3°</sub>
S	3.0 MAX.

S44GB-80-3BS-2

44 PIN PLASTIC LQFP (10 × 10 mm, 1.4-mm resin thickness)



**NOTE**

Each lead centerline is located within 0.16 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	12.0±0.2
B	10.0±0.2
C	10.0±0.2
D	12.0±0.2
F	1.0
G	1.0
H	0.37 <sup>+0.08</sup> <sub>-0.07</sub>
I	0.2
J	0.8 (T.P.)
K	1.0±0.2
L	0.5
M	0.17 <sup>+0.03</sup> <sub>-0.06</sub>
N	0.10
P	1.4±0.05
Q	0.1±0.05
R	3° <sup>+4°</sup> <sub>-3°</sub>
S	1.6 MAX.
U	0.6±0.15

S44GB-80-8ES-1

★ 10. RECOMMENDED SOLDERING CONDITIONS

The μPD78F9801 should be soldered and mounted under the conditions recommended in the table below.

For detail of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual** (C10535E).

For soldering methods and conditions other than those recommended below, contact our sales representatives.

**Table 10-1. Surface Mounting Type Soldering Conditions**

**μPD78F9801GB-3BS-MTX: 44-pin plastic QFP (10 × 10 mm, 2.7-mm resin thickness)**

Soldering method	Soldering conditions	Symbol
Infrared reflow	Package peak temperature: 235°C Duration: 30 sec. max. (at 210°C or above) Maximum allowable number of reflow processes: 3	IR35-00-3
VPS	Package peak temperature: 215°C Duration: 40 sec. max. (at 200°C or above) Maximum allowable number of reflow processes: 3	VP15-00-3
Wave soldering	Solder bath temperature: 260°C max. Duration: 10 sec. max. Number of times: Once Preliminary heat temperature: 120°C max. (Package surface temperature)	WS60-00-1
Partial heating method	Terminal temperature: 300°C max. Duration: 3 sec. max. (per device side)	-

**Caution Use of more than one soldering method should be avoided (except for partial heating method).**

**μPD78F9801GB-8ES: 44-pin plastic LQFP (10 × 10 mm, 1.4-mm resin thickness)**

Soldering method	Soldering conditions	Symbol
Infrared reflow	Package peak temperature: 235°C Duration: 30 sec. max. (at 210°C or above) Maximum allowable number of reflow processes: 2	IR35-00-2
VPS	Package peak temperature: 215°C Duration: 40 sec. max. (at 200°C or above) Maximum allowable number of reflow processes: 2	VP15-00-2
Wave soldering	Solder bath temperature: 260°C max. Duration: 10 sec. max. Number of times: Once Preliminary heat temperature: 120°C max. (Package surface temperature)	WS60-00-1
Partial heating method	Terminal temperature: 300°C max. Duration: 3 sec. max. (per device side)	-

**Caution Use of more than one soldering method should be avoided (except for partial heating method).**

★ APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for developing systems using the μPD78F9801.

**LANGUAGE PROCESSING SOFTWARE**

RA78K0S <sup>Notes 1, 2, 3</sup>	Assembler package common to the 78K/0S series
CC78K0S <sup>Notes 1, 2, 3</sup>	C compiler package common to the 78K/0S series
DF789801 <sup>Notes 1, 2, 3</sup>	Device file for the μPD789800 sub-series
CC78K0S-L <sup>Notes 1, 2, 3</sup>	C compiler library source file common to the 78K/0S series

**FLASH MEMORY WRITE TOOLS**

Flashpro III	Dedicated flash writer
FA-44GB <sup>Note 4</sup>	Flash memory write adapter (GB-3BS type)
FA-44GB-8ES <sup>Note 4</sup>	Flash memory write adapter (GB-8ES type)

**DEBUGGING TOOLS (1/2)**

IE-78K0S-NS In-circuit emulator	In-circuit emulator for debugging hardware and software of application system using 78K/0S Series. Supports integrated debugger (ID78K0S-NS). Used in combination with AC adapter, emulation probe, and interface adapter for connecting the host machine.
IE-70000-MC-PS-B AC adapter	This is the adapter for supplying power from outlet of 100 to 240 VAC.
IE-70000-98-IF-C Interface adapter	This adapter is needed when PC-9800 series (excluding notebook models) is used as a host machine of IE-78K0S-NS. (Compatible with C bus)
IE-70000-CD-IF-A PC card interface	This PC card and interface cable are needed when a notebook-type personal computer is used as a host machine of IE-78K0S-NS. (Compatible with a PCMCIA socket)
IE-70000-PC-IF-C Interface adapter	This adapter is needed when IBM PC/AT™ and compatibles are used as a host machine of IE-78K0S-NS. (Compatible with ISA bus)
IE-70000-PCI-IF Interface adapter	This adapter is needed when a personal computer with a built-in PCI bus is used as a host machine of IE-78K0S-NS.
IE-789801-NS-EM1 Emulation board	Emulation board for emulating the peripheral hardware inherent to the device. Used in combination with in-circuit emulator.

- Notes**
1. Based on the PC-9800 series (Japanese Windows™)
  2. Based on the IBM PC/AT and compatibles (Japanese/English Windows)
  3. Based on the HP9000 series 700™ (HP-UX™), SPARCstation™ (SunOS™, Solaris™), and NEWS™ (NEWS-OS™)
  4. Product manufactured by Naito Densetsu Machida Mfg. Co., Ltd. (044-822-3813). Contact an NEC sales representative for purchase.

**Remark** The RA78K0S and CC78K0S can be used in combination with the DF789801.

**DEBUGGING TOOLS (2/2)**

NP-44GB <sup>Notes 1, 2</sup> Emulation probe	This probe is used to connect the in-circuit emulator to the target system and is designed for 44-pin plastic QFP. It should be used in combination with EV-9200G-44.
EV-9200G-44 Conversion socket	This conversion socket connects the NP-44GB to the target system board designed to mount a 44-pin plastic QFP (GB-3BS, GB-8ES type).
NP-44GB-TQ <sup>Notes 1, 2</sup> Emulation probe	This probe is used to connect the in-circuit emulator to the target system and is designed for 44-pin plastic QFP. It should be used in combination with TGB-044SAP.
TGB-044SAP <sup>Note 3</sup> Conversion socket	This conversion socket connects the NP-44GB-TQ to the target system board designed to mount a 44-pin plastic QFP (GB-3BS, GB-8ES type).
SM78K0S <sup>Notes 4, 5</sup>	System simulator common to the 78K/0S series
ID78K0S-NS <sup>Notes 4, 5</sup>	Integrated debugger common to the 78K/0S series
DF789801 <sup>Notes 4, 5</sup>	Device file for the μPD789800 sub-series

**REAL-TIME OS**

MX78K0S <sup>Notes 4, 5</sup>	OS for the 78K/0S series
-------------------------------	--------------------------

- Notes**
1. Product manufactured by Naito Densai Machida Mfg. Co., Ltd. (044-822-3813). Contact an NEC sales representative for purchase.
  2. Either probe and socket combination can be selected for use.
  3. Product manufactured by TOKYO ELETEC Corporation  
For further information, consult:  
Tokyo Electronic Div. (TEL (03) 3820-7112), or  
Osaka Electronic Div. (TEL (06) 6244-6672)  
Daimaru Kogyo Corporation.
  4. Based on the PC-9800 series (Japanese Windows)
  5. Based on the IBM PC/AT and compatibles (Japanese/English Windows)

**Remark** The SM78K0S can be used in combination with the DF789801.

★ APPENDIX B RELATED DOCUMENTS

DOCUMENTS RELATED TO DEVICES

Document name	Document No.	
	Japanese	English
μPD789800 Data Sheet	U12627J	U12627E
μPD78F9801 Data Sheet	U12626J	This manual
μPD789800 Sub-Series User's Manual	U12978J	U12978E
78K/0S Series User's Manual, Instruction	U11047J	U11047E

DOCUMENTS RELATED TO DEVELOPMENT TOOLS (USER'S MANUAL)

Document name		Document No.	
		Japanese	English
RA78K0S Assembler Package	Operation	U11622J	U11622E
	Assembly Language	U11599J	U11599E
	Structured Assembly Language	U11623J	U11623E
CC78K0S C Compiler	Operation	U11816J	U11816E
	Language	U11817J	U11817E
SM78K0S System Simulator for IBM PC/AT (Windows)	Reference	U11489J	U11489E
SM78K Series System Simulator	External Parts User Open Interface Specifications	U10092J	U10092E
ID78K0S-NS Integrated Debugger Windows-Based	Reference	U12901J	U12901E
IE-78K0S-NS In-circuit Emulator		U13549J	U13549E
IE-789801-NS-EM1 Emulation Board		U13390J	U13390E

DOCUMENTS RELATED TO SOFTWARE TO BE INCORPORATED INTO THE PRODUCT (USER'S MANUAL)

Document name		Document No.	
		Japanese	English
OS for 78K/0S Series MX78K0S	Basic	U12938J	U12938E

OTHER DOCUMENTS

Document name	Document No.	
	Japanese	English
SEMICONDUCTORS SELECTION GUIDE Products & Packages (CD-ROM)	X13769X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Device	C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892J	C11892E
Semiconductor Device Quality Control/Reliability Handbook	C12769J	-
Guide for Products Related to Micro-Computer: Other Companies	U11416J	-

**Caution** The above documents may be revised without notice. Use the latest versions when you design application systems.

**NOTES FOR CMOS DEVICES****① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

**EEPROM is a trademark of NEC Corporation.**

**Windows is a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.**

**PC/AT is a trademark of IBM Corporation.**

**HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.**

**SPARCstation is a trademark of SPARC International, Inc.**

**Solaris and SunOS are trademarks of Sun Microsystems, Inc.**

**NEWS and NEWS-OS are trademarks of SONY Corporation.**



[MEMO]

[MEMO]

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

### NEC Electronics Inc. (U.S.)

Santa Clara, California  
Tel: 408-588-6000  
800-366-9782  
Fax: 408-588-6130  
800-729-9288

### NEC Electronics (Germany) GmbH

Duesseldorf, Germany  
Tel: 0211-65 03 02  
Fax: 0211-65 03 490

### NEC Electronics (UK) Ltd.

Milton Keynes, UK  
Tel: 01908-691-133  
Fax: 01908-670-290

### NEC Electronics Italiana s.r.l.

Milano, Italy  
Tel: 02-66 75 41  
Fax: 02-66 75 42 99

### NEC Electronics (Germany) GmbH

Benelux Office  
Eindhoven, The Netherlands  
Tel: 040-2445845  
Fax: 040-2444580

### NEC Electronics (France) S.A.

Velizy-Villacoublay, France  
Tel: 01-30-67 58 00  
Fax: 01-30-67 58 99

### NEC Electronics (France) S.A.

Madrid Office  
Madrid, Spain  
Tel: 91-504-2787  
Fax: 91-504-2860

### NEC Electronics (Germany) GmbH

Scandinavia Office  
Taeby, Sweden  
Tel: 08-63 80 820  
Fax: 08-63 80 388

### NEC Electronics Hong Kong Ltd.

Hong Kong  
Tel: 2886-9318  
Fax: 2886-9022/9044

### NEC Electronics Hong Kong Ltd.

Seoul Branch  
Seoul, Korea  
Tel: 02-528-0303  
Fax: 02-528-4411

### NEC Electronics Singapore Pte. Ltd.

United Square, Singapore  
Tel: 65-253-8311  
Fax: 65-250-3583

### NEC Electronics Taiwan Ltd.

Taipei, Taiwan  
Tel: 02-2719-2377  
Fax: 02-2719-5951

### NEC do Brasil S.A.

Electron Devices Division  
Guarulhos-SP Brasil  
Tel: 55-11-6462-6810  
Fax: 55-11-6462-6829

J00.7

Some related documents may be preliminary versions. Note, however, that whether a related document is preliminary is not indicated in this document.

- **The information in this document is current as of November, 1999. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**

- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.

- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.

- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.

- NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.

(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).