PRELIMINARY PRODUCT INFORMATION



MOS INTEGRATED CIRCUIT μ PD789870, 789871

8-BIT SINGLE-CHIP MICROCONTROLLER

The μ PD789870 and μ PD789871 are μ PD789871 Subseries product (Driving VFD) of the 78K/0S Series.

The μ PD789871 Subseries consists of products that incorporate a VFD controller/driver for panel control.

A flash memory version, the μ PD78F9872, which can operate in the same power supply voltage range as the mask ROM version, and various development tools are also under development.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

 μ PD789871 Subseries User's Manual: To be prepared 78K/0S Series User's Manual Instruction: U11047E

FEATURES

Internal ROM and RAM

	Item	Program Memory	Data M	1emory
Part Number		(ROM)	Internal High-Speed RAM	VFD Display RAM
μPD789870		4 KB	512 bytes	96 bytes
μPD789871		8 KB		

- Minimum instruction execution time can be changed from high-speed (0.4 μs: Main system clock 5.0-MHz operation) to ultra-low speed (122 μs: Subsystem clock 32.768-kHz operation)
- I/O ports: 33
- · Timers: 5 channels
 - 8-bit remote control: 1 channel
 - 8-bit timer/event counter: 2 channels
 - Watch timer: 1 channel
 Watchdog timer: 1 channel
 Serial interface: 1 channel
- Seriai interiace: 1 channel
- VFD controller/driver: Total of display outputs: 25
- Power supply voltage: VDD = 2.7 to 5.5 V (in normal operation)

: V_{DD} = 4.5 to 5.5 V (when VFD is operating)

APPLICATIONS

Products with front panel such as DVD, VCD, S-VCD players etc.

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



ORDERING INFORMATION

Part Number	Package	
μPD789870GB-xxx-8ET	52-pin plastic LQFP (10 \times 10)	
μPD789871GB-xxx-8ET	52-pin plastic LQFP (10×10)	

Remark xxx indicates ROM code suffix.




78K/0S SERIES DEVELOPMENT

The products in the 78K/0S Series are listed below. The names enclosed in boxes are subseries names.



Small-scale package, general-purpose applications





The major differences between subseries are shown below.

	Function	ces between	OH GUD		ner		8-bit	10-bit			V _{DD}	_
Subseries	s Name	Capacity	8-bit	16-bit	Watch	WDT	A/D	A/D	Serial Interface	I/O	MIN Value	Remark
Small,	μPD789046	16 K	1 ch	1 ch	1 ch	1 ch	_	_	1 ch (UART:1 ch)	34 pins	1.8 V	-
general-	μPD789026	4 K-16 K			_							
purpose	μPD789074	2 K to 8 K								24 pins		
	μPD789014	2 K-4 K	2 ch	_						22 pins		
Small,	μPD789177	16 K-24 K	3 ch	1 ch	1 ch	1 ch	_	8 ch	1 ch (UART: 1 ch)	31 pins	1.8 V	-
general- purpose	μPD789167						8 ch	_				
+ A/D	μPD789156	8 K-16 K	1 ch		_		_	4 ch		20 pins		Internal
	μPD789146						4 ch	_				EEPROM
	μPD789134A	2 K-8 K						4 ch				RC oscillation
	μPD789124A						4 ch	-				version
	μPD789114A						_	4 ch				-
	μPD789104A						4 ch	_				
For inverter control	μPD789842	8 K-16 K	3 ch	Note	1 ch	1 ch	8 ch	_	1 ch (UART: 1 ch)	30 pins	4.0 V	-
VFD drive	μPD789871	4 K to 8 K	3 ch	_	1 ch	1 ch	_	=	1 ch	33	2.7 V	-
For LCD	μPD789417A	12 K-24 K	3 ch	1 ch	1 ch	1 ch	_	7 ch	1 ch (UART: 1 ch)	43 pins	1.8 V	-
driving	μPD789407A						7 ch	_				
	μPD789456	12 K-16 K	2 ch				_	6 ch		30 pins		
	μPD789446						6 ch	_				
	μPD789436						_	6 ch		40 pins		
	μPD789426						6 ch	_				
	μPD789316	8 K to 16K					_		2 ch (UART: 1 ch)	23 pins		RC oscillation version
	μPD789306											-
For Dot	μPD789835	24 K-60 K	6 ch	_	1 ch	1 ch	3 ch	_	1 ch (UART: 1 ch)	28 pins	1.8 V	-
LCD driving	μPD789830	24 K	1 ch	1 ch			-			30 pins	2.7 V	
ASSP	μPD789467	4 K-24 K	2 ch	_	1 ch	1 ch	1 ch	_	_	18 pins	1.8 V	Internal
	μPD789327						-		1 ch	21 pins		LCD
	μPD789803	8 K-16 K			-				2 ch (USB: 1 ch,	41 pins	3.6 V	-
									UART: 1 ch)			
	μPD789800	8 K							2 ch (USB: 1 ch)	31 pins	4.0 V	
	μPD789840						4 ch		1 ch	29 pins	2.8 V	
	μPD789861	4 K					_		_	14 pins	1.8 V	RC oscillation version, Internal EEPROM
	μPD789860											Internal EEPROM

Note 10-bit timer: 1 channel



OVERVIEW OF FUNCTIONS

Item		μPD789870	μPD789871			
Internal memory	Flash memory	4 KB	8 KB			
	High-speed RAM	512 bytes				
	VFD display RAM	96 bytes				
Minimum instruction	execution time	•0.4/1.6 μs (@ 5.0-MHz operation with management	ain system clock)			
		•122 μs (@ 32.768-kHz operation with su	bsystem clock)			
General-purpose reg	isters	8 bits × 8 registers				
Instruction set		•16-bit operations				
		•Bit manipulations (set, reset, test)				
I/O ports		Total: 33				
		•CMOS I/O: 17	•CMOS I/O: 17			
		•P-ch open-drain I/O: 8				
		P-ch open-drain output: 8				
VFD controller/driver		Total of display outputs: 25				
Timers		•8-bit remote control timer: 1 channel				
		•8-bit timer: 2 channel				
		Watch timer: 1 channel				
		Watchdog timer: 1 channel				
Serial interface		3-wire serial mode: 1 channel				
Vectored interrupt	Maskable	Internal: 8, External: 4				
sources	Non-maskable	Internal: 1				
Power supply voltage)	V _{DD} = 2.7 to 5.5 V (in normal mode operation)				
		V _{DD} = 4.5 to 5.5 V (VFD is operating)				
Operating ambient te	mperature	$T_A = -40 \text{ to } +85^{\circ}\text{C}$				
Package		52-pin plastic LQFP (10 × 10)				

CONTENTS


1.	PIN CONFIGURATION (TOP VIEW)	7
2.	BLOCK DIAGRAM	8
3.	PIN FUNCTIONS	9
	3.1 Port Pins	9
	3.2 Non-Port Pins	10
	3.3 Pin I/O Circuits and Recommended Connection of Unused Pins	11
4.	MEMORY SPACE	13
5.	PERIPHERAL HARDWARE FUNCTIONS	14
	5.1 Ports	14
	5.2 Clock Generator	15
	5.3 Timer	15
	5.4 Serial Interface	18
	5.5 VFD Controller/Driver	19
6.	INTERRUPT FUNCTION	20
7.	STANDBY FUNCTION	23
8.	RESET FUNCTION	23
9.	MASK OPTION	23
10.	INSTRUCTION SET OVERVIEW	24
	10.1 Conventions	24
	10.2 Operations	26
11.	ELECTRICAL SPECIFICATIONS	31
12.	PACKAGE DRAWING	43
ΑP	PENDIX A. DEVELOPMENT TOOLS	44
۸Þ	DENDLY B. DELATED DOCUMENTS	16



1. PIN CONFIGURATION (TOP VIEW)

• 52-pin plastic LQFP (10 x 10)

 μ PD789870GB-xxx-8ET μ PD789871GB-xxx-8ET




Caution Connect the IC (Internally Connected) pin directly to Vsso.

FIP0 to FIP24:	Fluorescent Indicator Panel	SCK10:	Serial Clock
IC:	Internally Connected	SI10:	Serial Data Input
INTP0, INTP1:	Interrupt from Peripherals	SO10:	Serial Data Output
P00 to P07:	Port0	TI:	Timer Input
P10 to P12:	Port1	VDD0, VDD1:	Power Supply
P20 to P25:	Port2	VLOAD:	Negative Power Supply
P80 to P87:	Port8	Vsso:	Ground
P90 to P97:	Port9	X1, X2:	Crystal (Main System Clock)
RESET:	Reset	XT1, XT2:	Crystal (Subsystem Clock)



2. BLOCK DIAGRAM



Remark Internal ROM capacity varies depending on the product.



3. PIN FUNCTIONS

3.1 Port Pins

Pin Name	I/O	Function	After Reset	Alternate Function
P00 to P07	I/O	Port 0 8-bit input/output port Input/output can be specified in 1-bit units When used as an input port, an on-chip pull-up resistor can be specified by means of software.	Input	-
P10 to P12	I/O	Port 1 3-bit input/output port Input/output can be specified in 1-bit units When used as an input port, an on-chip pull-up resistor can be specified by means of software.	Input	-
P20	I/O	Port 2	Input	SCK10
P21		6-bit input/output port		SO10
P22		Input/output can be specified in 1-bit units		SI10
P23		When used as an input port, an on-chip pull-up resistor can be specified by means of software.		INTP0
P24				INTP1
P25				TI
P80 to P87	I/O	Port 8 P-ch open-drain 8-bit I/O port An on-chip pull-down resistor can be specified in 1-bit units by mask option (In case of I/O port, an on-ship pull-down resistor is connected to Vsso).	Output	FIP17 to FIP24
P90 to P97	Output	Port 9 P-ch open-drain 8-bit output port An on-chip pull-down resistor is connected to VLOAD.	Output	FIP9 to FIP16



3.2 Non-Port Pins

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt input for which the valid edge (rising	Input	P23
INTP1		edge, falling edge, or both rising and falling edges) can be specified		P24
SI10	Input	Serial data input to serial interface	Input	P22
SO10	Output	Serial data output from serial interface	Input	P21
SCK10	I/O	Serial clock input/output for serial interface	Input	P20
TI	Input	8-bit remote control timer input	Input	P25
FIP0 to FIP8	Output	VFD controller/driver high withstand voltage large current	Output	-
FIP9 to FIP16		output		P97 to P90
FIP17 to FIP24 ^{Note}				P87 to P80
X1	Input	Connecting crystal resonator for main system clock	_	-
X2	_	oscillation	_	-
XT1	Input	Connecting crystal resonator for Subsystem clock	_	-
XT2	_	oscillation	_	-
VLOAD		VFD controller/driver pull-down resistor connection	-	-
RESET	Input	System reset input	Input	-
V _{DD0}	_	Positive power supply for ports	_	-
V _{DD1}	_	Positive power supply for VFD controller/driver	_	-
Vsso	_	Ground potential	-	-
IC	-	Internally connected. Connect directly to Vsso.	_	-

Note An on-chip pull-down resistor can be connected to VLOAD by mask option.



3.3 Pin I/O Circuits and Recommended Connection of Unused Pins


The input/output circuit type of each pin and recommended connection of unused pins is shown in Table 3-1. For the input/output circuit configuration of each type, refer to Figure 3-1.

Table 3-1. Type of I/O Circuit for Each Pin and Connection of Unused Pins

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00 to P07	5-H	I/O	Input: Independently connects to VDD0 or VSS0 via a resistor.
P10 to P12			Output: Leave open.
P20/SCK10	8-C		
P21/SO10	5-H		
P22/SI10	8-C		
P23/INTP0			
P24/INTP1			
P25/TI			
FIP0 to FIP8	14-F	Output	Leave open.
FIP9/P97 to FIP16/P90			
FIP17/P87 to FIP24/P80	15-G	I/O	
RESET	2	Input	-
IC	_	_	Connect directly to Vsso.



Figure 3-1. Pin Input/Output Circuits





4. MEMORY SPACE

 μ PD789870 and μ PD789871 can access up to 64 Kbytes of memory space. Figure 4-1 shows the memory map.

FFFFH Special function registers 256 X 8 bits FF00H FEFFH Internal high-speed RAM 512 x 8 bits FE00H FDFFH Reserved FA60H FA5FH VFD Display RAM 96 x 8 bits Data memory space FA00H n n n n HF9FFH Reserved <u>n n n n H + 1</u>´ n n n n HProgram area 0080H Program memory Internal ROM Note 007FH space CALLT table area 0040H 003FH Program area 001CH 001BH Vector table area 0000H $0\ 0\ 0\ 0\ H$

Figure 4-1. Memory Map

Note The internal ROM capacity varies depending on the product (See the following table).

Part Number	Last Address of Internal ROM nnnnH
μPD789870	0FFFH
μPD789871	1FFFH



5. PERIPHERAL HARDWARE FUNCTIONS

5.1 Ports

The following three types of I/O ports are available:

CMOS Input/output:	17
P-ch open-drain input/output:	8
P-ch open-drain output:	8
Total:	33

Table 5-1. Port Functions

Port Name	Pin Name	Function
Port 0	P00 to P07	Input/output port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.
Port 1	P10 to P12	Input/output port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.
Port 2	P20 to P25	Input/output port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.
Port 8	P80 to P87	P-ch open-drain input/output port.
Port 9	P90 to P97	P-ch open-drain output port.




5.2 Clock Generator

An on-chip system clock generator is provided.

The minimum instruction execution time can be changed.

- 0.4 μ s/1.6 μ s (@ 5.0-MHz operation with Main system clock)
- 122 μs (@ 32.768-kHz operation with Subsystem clock)

Figure 5-1. Clock Generator Block Diagram



5.3 Timer

Five on-chip timers are provided.

8-bit remote control timer 50: 1 channel
8-bit timer 80, 81: 2 channels
Watch timer: 1 channel
Watchdog timer: 1 channel

Table 5-2. Timer Operation

		8-bit remote control timer	8-bit timer	Watch timer	Watchdog timer
Operation mode	Interval timer	-	2 channels	1 channel	1 channel
Function	Pulse width measurement	1 output	-	_	-
	Interrupt request	3	2	1	1








Figure 5-2. Block Diagram of 8-Bit Remote Control Timer 50





8-bit timer counter 81
(TM81)


Match

INTTM81

8-bit compare register 81
(CR81)


Figure 5-4. Block Diagram of 8-Bit Timer 81

Figure 5-5. Block Diagram of Watch Timer



Note Bit 0 of the Watch timer mode control register (WTM)

Figure 5-6. Block Diagram of Watchdog Timer



Note Bit 7 of the Watchdog timer mode control register (WDTM)




5.4 Serial Interface

One on-chip serial interface is provided.

SIO10 has the following two modes.

- Operation stop mode: Power consumption can be reduced.
- Three-wire serial I/O mode: A function to select the clock phase or data phase is incorporated.

Figure 5-7. Block Diagram of Serial Interface 10





5.5 VFD Controller/Driver

A VFD controller/driver with the following function is incorporated.

- (a) Total number of display outputs: 25. Output of 16 patterns is enabled.
- (b) 96-bytes display RAM is provided to enable display signal output by reading display data automatically (direct memory access).
- (c) A port pin which is not used for VFD display can be used as an output port or an I/O port (except for FIP0 to FIP8, which are VFD output only pins).
- (d) The luminance can be adjusted in 8 stages with software.
- (e) Hardware taking into consideration the key scan application is incorporated.
- (f) Whether the key scan timing is inserted or not is selectable.
- (g) A high withstand voltage output buffer (VFD driver) that can drive the VFD directly is incorporated.




Figure 5-8. Block Diagram of VFD Controller/Driver



6. INTERRUPT FUNCTION

A total of 13 interrupt sources are provided, divided into the following two types.

Non-maskable interrupts: 1 sourceMaskable interrupts: 12 sources

Table 6-1. Interrupt Source List

	Priority ^{Note 1}		Interrupt Source	Internal/	Vector	Basic
Interrupt Type		Name	Trigger	External	Table Address	Configuration Type ^{Note 2}
Non- maskable	_	INTWDT	Watchdog timer overflow (with watchdog timer mode 1 selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Watchdog timer overflow (with the interval timer mode selected)			(B)
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	
	3	INTTM50	Remote control timer 50 input rising edge detection		000AH	(D)
	4	INTTM51	Remote control timer 50 input falling edge detection		000CH	
	5	INTTM52	Remote control timer 50 overflow	Internal	000EH	(B)
	6	INTKS	Key scan timing from VFD controller/driver		0010H	
	7	INTCSI10	Serial interface 10 transfer termination		0012H	
	8	INTTM80	Generation of matching signal of 8-bit timer 80		0014H	
	9	INTTM81	Generation of matching signal of 8-bit timer 81		0016H	
	10	INTWT	Watch timer interrupt		0018H	
	11	INTWTI	Interval timer interrupt		001AH	

Notes 1. Priority is the priority order when several maskable interrupt requests are generated at the same time. 0 is the highest order and 11 is the lowest order.


2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 6-1.

Remark As the interrupt source of the watchdog timer (INTWDT), either a non-maskable interrupt or a maskable interrupt (internal) can be selected.




Figure 6-1. Basic Configuration of Interrupt Function (1/2)


(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0, INTP1)




IF: Interrupt request flagIE: Interrupt enable flagMK: Interrupt mask flag



Figure 6-1. Basic Configuration of Interrupt Function (2/2)

(D) External maskable interrupt (INTTM50, INTTM51)



IF: Interrupt request flagIE: Interrupt enable flagMK: Interrupt mask flag



7. STANDBY FUNCTION

The following two standby functions are available for further reduction of system current consumption.

• HALT mode: In this mode, the CPU operation clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operation mode.

• STOP mode: In this mode, oscillation of the system clock is stopped. All the operations performed on the system clock are suspended, resulting in extremely small power consumption.

CSS0^{Note 1} = Subsystem clock operation Note 2 Main system clock operation CSS0Note HALT instruction **HALT** instruction STOP Interrupt instruction request Interrupt Interrupt request request STOP mode HALT mode HALT mode Clock supply for CPU Clock supply for CPU Main system clock oscillation is stopped is stopped, oscillation is stopped, oscillation is maintained is maintained

Figure 7-1. Standby Function

Notes 1. Bit 4 of the sub-clock control register (CSS)

2. The current consumption can be reduced by stopping the main system clock.
When the CPU is operating on the subsystem clock, set bit 7 (MCC) of the processor clock control register (PCC) to stop the main system clock. The STOP instruction cannot be used.

Caution When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

8. RESET FUNCTION

The following two reset methods are available.

- (1) External reset by the RESET pin
- (2) Internal reset by watchdog timer detection runaway time.

9. MASK OPTION

FIP17/P87 to FIP24/P80 mask option
 An on-chip pull-down resistor can be connected to VLOAD by mask option.



10. INSTRUCTION SET OVERVIEW

This section lists the μ PD789870 and μ PD789871 instruction set.

10.1 Conventions

10.1.1 Operand identifiers and description methods

Operands are described in the "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for detail). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, #, !, \$, and [], are keywords and must be described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- \$: Relative address specification
- !: Absolute address specification
- []: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #,!, \$, or [] symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 10-1. Operand Identifiers and Description Methods

Identifier	Description Method
r rp sfr	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7), AX (RP0), BC (RP1), DE (RP2), HL (RP3) Special function register symbol
saddr saddrp	FE20H to FF1FH immediate data or label FE20H to FF1FH immediate data or label (even address only)
addr16 addr5	0000H to FFFFH immediate data or label (Only even addresses for 16-bit data transfer instructions) 0040H to 007FH immediate data or label (even address only)
word byte bit	16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label



10.1.2 Descriptions of the operation field

A: A register; 8-bit accumulator

X: X registerB: B registerC: C registerD: D registerE: E registerH: H register

L:

AX: AX register pair; 16-bit accumulator

BC: BC register pair
DE: DE register pair
HL: HL register pair
PC: Program counter
SP: Stack pointer

L register

PSW: Program status word

CY: Carry flag

AC: Auxiliary carry flag

Z: Zero flag

IE: Interrupt request enable flag

NMIS: Non-maskable interrupt servicing flag

(): Memory contents indicated by address or register contents in parentheses

XH, XL: Higher 8 bits and lower 8 bits of 16-bit register

∴: Logical product (AND)
 ∨: Logical sum (OR)
 ∀: Exclusive OR
 — : Inverted data

addr16: 16-bit immediate data or label

jdisp8: Signed 8-bit data (displacement value)

10.1.3 Description of the flag operation field

(Blank): Not affected 0: Cleared to 0 1: Set to 1

x: Set/cleared according to the resultR: Previously saved value is restored



10.2 Operations

Marana	0	D. t	011-	On continu	Flags
Mnemonic	Operand	Bytes	Clock	Operation	Z AC CY
MOV	r. #byte	3	6	r ← byte	
	saddr, #byte	3	6	(saddr) ← byte	
	sfr, #byte	3	6	sfr ← byte	
	A, r ^{Note 1}	2	4	$A \leftarrow r$	
	r, A ^{Note 1}	2	4	r ← A	
	A, saddr	2	4	A ← (saddr)	
	saddr, A	2	4	(saddr) ← A	
	A, sfr	2	4	A ← sfr	
	sfr, A	2	4	sfr ← A	
	A, !addr16	3	8	A ← (addr16)	
	!addr16, A	3	8	(addr16) ← A	
	PSW, #byte	3	6	PSW ← byte	× × ×
	A, PSW	2	4	$A \leftarrow PSW$	
	PSW, A	2	4	PSW ← A	× × ×
	A, [DE]	1	6	$A \leftarrow (DE)$	
	[DE], A	1	6	(DE) ← A	
	A, [HL]	1	6	$A \leftarrow (HL)$	
	[HL], A	1	6	(HL) ← A	
	A, [HL + byte]	2	6	A ← (HL + byte)	
	[HL + byte], A	2	6	(HL + byte) ← A	
XCH	A, X	1	4	$A \longleftrightarrow X$	
	A, r ^{Note 2}	2	6	$A \longleftrightarrow r$	
	A, saddr	2	6	$A \longleftrightarrow (saddr)$	
	A, sfr	2	6	$A \longleftrightarrow (sfr)$	
	A, [DE]	1	8	$A \longleftrightarrow (DE)$	
	A, [HL]	1	8	$A \longleftrightarrow (HL)$	
	A, [HL + byte]	2	8	$A \longleftrightarrow (HL+byte)$	
MOVW	rp, #word	3	6	$rp \leftarrow word$	
	AX, saddrp	2	6	$AX \leftarrow (saddrp)$	
	saddrp, AX	2	8	(saddrp) ← AX	
	AX, rp ^{Note 3}	1	4	$AX \leftarrow rp$	
	rp, AX ^{Note 3}	1	4	rp ← AX	

Notes 1. Except r = A

2. Except r = A, X

3. Only when rp = BC, DE, HL

Remark One clock of an instruction is one clock of the CPU clock (fcpu) selected using the processor clock control register (PCC).



Managania	Onemand	Dutas	Ola ali	Operation		Flags	S
Mnemonic	Operand	Bytes	Clock	Operation	Z	AC	CY
XCHW	AX, rp ^{Note}	1	8	$AX \longleftrightarrow rp$			
ADD	A, #byte	2	4	A, CY ← A + byte	×	×	×
	saddr, #byte	3	6	(saddr), CY ← (saddr) + byte	×	×	×
	A, r	2	4	$A, CY \leftarrow A + r$	×	×	×
	A, saddr	2	4	A, CY ← A + (saddr)	×	×	×
	A, !addr16	3	8	$A, CY \leftarrow A + (addr16)$	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A + (HL)$	×	×	×
	A, [HL + byte]	2	6	A, CY ← A + (HL + byte)	×	×	×
ADDC	A, #byte	2	4	$A, CY \leftarrow A + byte + CY$	×	×	×
	saddr, #byte	3	6	(saddr), CY ← (saddr) + byte + CY	×	×	×
	A, r	2	4	$A, CY \leftarrow A + r + CY$	×	×	×
	A, saddr	2	4	$A, CY \leftarrow A+ (saddr) + CY$	×	×	×
	A, !addr16	3	8	A, CY ← A+ (addr16) +CY	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A + (HL) + CY$	×	×	×
	A, [HL + byte]	2	6	A, CY ← A+ (HL + byte) + CY	×	×	×
SUB	A, #byte	2	4	A, CY ← A – byte	×	×	×
	saddr, #byte	3	6	(saddr), CY ← (saddr) – byte	×	×	×
	A, r	2	4	$A, CY \leftarrow A - r$	×	×	×
	A, saddr	2	4	$A, CY \leftarrow A - (saddr)$	×	×	×
	A, !addr16	3	8	A, CY ← A − (addr16)	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A - (HL)$	×	×	×
	A, [HL + byte]	2	6	$A, CY \leftarrow A - (HL + byte)$	×	×	×
SUBC	A, #byte	2	4	$A, CY \leftarrow A - byte - CY$	×	×	×
	saddr, #byte	3	6	(saddr), CY ← (saddr) – byte – CY	×	×	×
	A, r	2	4	$A, CY \leftarrow A - r - CY$	×	×	×
	A, saddr	2	4	$A, CY \leftarrow A - (saddr) - CY$	×	X	×
	A, !addr16	3	8	$A, CY \leftarrow A - (addr16) - CY$	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A - (HL) - CY$	×	×	×
	A, [HL + byte]	2	6	$A, CY \leftarrow A - (HL + byte) - CY$	×	×	×

Note Only when rp = BC, DE, HL

Remark One clock of an instruction is one clock of the CPU clock (fcpu) selected using the processor clock control register (PCC).



Maamania	Operand	Dutos	Clock	Operation		Flags		
Mnemonic	Operand	Bytes	Clock			AC	C١	
AND	A, #byte	2	4	$A \leftarrow A \wedge \text{byte}$				
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \wedge byte$	×			
	A, r	2	4	$A \leftarrow A \wedge r$	×			
	A, saddr	2	4	$A \leftarrow A \wedge (saddr)$	×			
	A, !addr16	3	8	$A \leftarrow A \wedge (addr16)$	×			
	A, [HL]	1	6	$A \leftarrow A \wedge (HL)$	×			
	A, [HL + byte]	2	6	$A \leftarrow A \wedge (HL + byte)$	×			
OR	A, #byte	2	4	$A \leftarrow A \lor byte$	×			
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \lor byte$	×			
	A, r	2	4	$A \leftarrow A \lor r$	×			
	A, saddr	2	4	$A \leftarrow A \lor (saddr)$	×			
	A, !addr16	3	8	A ← A ∨ (addr16)	×			
	A, [HL]	1	6	$A \leftarrow A \lor (HL)$	×			
	A, [HL + byte]	2	6	A ← A ∨ (HL + byte)	×			
XOR	A, #byte	2	4	A ← A → byte	×			
	saddr, #byte	3	6	(saddr) ← (saddr) → byte	×			
	A, r	2	4	$A \leftarrow A + r$	×			
	A, saddr	2	4	A ← A → (saddr)	×			
	A, !addr16	3	8	A ← A → (addr16)	×			
	A, [HL]	1	6	$A \leftarrow A \neq (HL)$	×			
	A, [HL + byte]	2	6	$A \leftarrow A \vee (HL + byte)$	×			
CMP	A, #byte	2	4	A – byte	×	×	×	
	saddr, #byte	3	6	(saddr) - byte	×	×	×	
	A, r	2	4	A – r	×	×	×	
	A, saddr	2	4	A – (saddr)	×	×	×	
	A, !addr16	3	8	A – (addr16)	×	×	×	
	A, [HL]	1	6	A – (HL)	×	×	×	
	A, [HL + byte]	2	6	A – (HL + byte)	×	×	×	
ADDW	AX, #word	3	6	$AX, CY \leftarrow AX + word$	×	×	×	
SUBW	AX, #word	3	6	$AX, CY \leftarrow AX - word$	×	×	×	
CMPW	AX, #word	3	6	AX – word	×	×	×	
INC	r	2	4	r ← r + 1	×	×		
	saddr	2	4	(saddr) ← (saddr) + 1	×	×		
DEC	r	2	4	r ← r– 1	×	×		
	saddr	2	4	(saddr) ← (saddr) − 1	×	×		

Remark One clock of an instruction is one clock of the CPU clock (fcpu) selected using the processor clock control register (PCC).



	0 1	5.	01.1	Operation		Flag	S
Mnemonic	Operand	Bytes	Clock	Operation	Z	AC	CY
INCW	rp	1	4	rp ← rp + 1			
DECW	rp	1	4	rp ← rp − 1			
ROR	A, 1	1	2	$(CY,A_7 \leftarrow A_0,A_{m\text{-}1} \leftarrow A_m) \times 1$			×
ROL	A, 1	1	2	$(CY, A_0 \leftarrow A_7, A_{m+1} \leftarrow A_m) \times 1$			×
RORC	A, 1	1	2	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m\text{-}1} \leftarrow A_m) \times 1$			×
ROLC	A, 1	1	2	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$			×
SET1	saddr.bit	3	6	(saddr.bit) ← 1			
	sfr.bit	3	6	sfr.bit ← 1			
	A.bit	2	4	A.bit ← 1			
	PSW.bit	3	6	PSW.bit ← 1	×	×	×
	[HL].bit	2	10	(HL).bit ← 1			
CLR1	saddr.bit	3	6	$(\text{saddr.bit}) \leftarrow 0$			
	sfr.bit	3	6	sfr.bit ← 0			
	A.bit	2	4	A.bit \leftarrow 0			
	PSW.bit	3	6	PSW.bit ← 0	×	×	×
	[HL].bit	2	10	(HL).bit ← 0			
SET1	CY	1	2	CY ← 1			1
CLR1	CY	1	2	CY ← 0			0
NOT1	CY	1	2	$CY \leftarrow \overline{CY}$			×
CALL	!addr16	3	6	$(SP-1) \leftarrow (PC+3)$ H, $(SP-2) \leftarrow (PC+3)$ L, $PC \leftarrow addr16$, $SP \leftarrow SP-2$			
CALLT	[addr5]	1	8	$(SP - 1) \leftarrow (PC + 1)_H, (SP - 2) \leftarrow (PC + 1)_L,$ $PC_H \leftarrow (00000000, addr5 + 1)$ $PC_L \leftarrow (00000000, addr5)$ $SP \leftarrow SP - 2$			
RET		1	6	$PC_H \leftarrow (SP + 1), PC_L \leftarrow (SP),$ $SP \leftarrow SP + 2$			
RETI		1	8	$\begin{aligned} & PCH \leftarrow (SP+1), PCL \leftarrow (SP), \\ & PSW \leftarrow (SP+2), SP \leftarrow SP+3, \\ & NMIS \leftarrow 0 \end{aligned}$	R	R	R
PUSH	PSW	1	2	(SP − 1) ← PSW, SP ← SP − 1			
	rp	1	4	$(SP-1) \leftarrow rp_H, (SP-2) \leftarrow rp_L,$ $SP \leftarrow SP - 2$			
POP	PSW	1	4	$PSW \leftarrow (SP), SP \leftarrow SP + 1$	R	R	R
	rp	1	6	$rpH \leftarrow (SP + 1), rpL \leftarrow (SP),$ $SP \leftarrow SP + 2$			
MOVW	SP, AX	2	8	$SP \leftarrow AX$			
	AX, SP	2	6	AX ← SP			

Remark One clock of an instruction is one clock of the CPU clock (fcpu) selected using the processor clock control register (PCC).



M	0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Dutaa	Clask	On anation	Flags
Mnemonic	Operand	Bytes	Clock	Operation	Z AC CY
BR	!addr16	3	6	PC ← addr16	
	\$addr16	2	6	PC ← PC + 2 + jdisp8	
	AX	1	6	$PC_H \leftarrow A, PC_L \leftarrow X$	
ВС	\$addr16	2	6	PC ← PC + 2 + jdisp8 if CY = 1	
BNC	\$addr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$	
BZ	\$addr16	2	6	PC ← PC + 2 + jdisp8 if Z = 1	
BNZ	\$addr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$	
ВТ	saddr.bit, \$saddr16	4	10	PC ← PC + 4 + jdisp8 if (saddr. bit) = 1	
	sfr.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr. bit} = 1$	
	A.bit, \$saddr16	3	8	$PC \leftarrow PC + 3 + jdisp8 \text{ if A. bit} = 1$	
	PSW.bit \$addr16	4	10	PC ← PC + 4 + jdisp8 if PSW. bit = 1	
BF	saddr.bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if (saddr. bit) = 0	
	sfr.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr. bit} = 0$	
	A.bit, \$addr16	3	8	$PC \leftarrow PC + 3 + jdisp8 \text{ if A. bit} = 0$	
	PSW.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8 \text{ if PSW. bit} = 0$	
DBNZ	B, \$addr16	2	6	$B \leftarrow B - 1$, then PC \leftarrow PC + 2 + jdisp8 if B \neq 0	
	C, \$addr16	2	6	$C \leftarrow C - 1$, then $PC \leftarrow PC + 2 + jdisp8 \text{ if } C \neq 0$	
	saddr, \$addr16	3	8	$(saddr) \leftarrow (saddr) - 1$, then $PC \leftarrow PC + 3 + jdisp8$ if $(saddr) \neq 0$	
NOP		1	2	No Operation	
EI		3	6	IE ← 1 (Enable Interrupt)	
DI		3	6	IE ← 0 (Disable Interrupt)	
HALT		1	2	Set HALT Mode	
STOP		1	2	Set Stop Mode	

Remark One clock of an instruction is one clock of the CPU clock (fcPu) selected using the processor clock control register (PCC).




11. ELECTRICAL SPECIFICATIONS


Absolute Maximum Ratings (TA = 25°C)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.3 to +6.5	V
	VLOAD		V _{DD} -45 to V _{DD} + 0.3	V
Input voltage	VI1	P00 to P07, P10 to P12, P20 to P25, X1, X2, XT1, XT2, RESET, IC	-0.3 to V _{DD} + 0.3	V
	Vı2	FIP0 to FIP24	V _{DD} -45 to V _{DD} + 0.3	V
Output voltage	V _{O1}		-0.3 to V _{DD} + 0.3	V
	V _{O2}	FIP0 to FIP24	V _{DD} -45 to V _{DD} + 0.3	V
Output current, high	Іон	Per pin for P00 to P07, P10 to P12, P20 to P25	-10	mA
		Total for P00 to P07, P10 to P12, P20 to P25	-30	mA
		Per pin for FIP0 to FIP24	-30	mA
		Total for FIP0 to FIP24	-300	mA
Output current, low	loL	Per pin for P00 to P07, P10 to P12, P20 to P25	30	mA
		Total for P00 to P07, P10 to P12, P20 to P25	160	mA
Total loss	P _T Note	T _A = -40 to +60 °C	700	mW
			500	mW
Operating ambient temperature	TA		-40 to +85	°C
Storage temperature	T _{stg}		-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.





How to calculate total power dissipation

Total power dissipation of the μ PD789870 and μ PD789871 can be divided to the following three. The sum of the three power dissipation should be less than the total power dissipation P_T rated in the above figure (80% or less of ratings is recommended.)

- <1> CPU power dissipation: calculate VDD (MAX.). x IDD (MAX.).
- <2> Output pin power dissipation: Power dissipation when maximum current flows into VFD output pins.
- <3> Pull-down resistor power dissipation: Power dissipation by the Pull-down resistors incorporated in VFD output pins.

The following is how to calculate total power dissipation for the example in Figure 11-1.

Example Assume the following conditions:

 $V_{DD} = 5.5 \text{ V}, 5.0\text{-MHz}$ oscillation Supply current (I_{DD}) = 15.0 mA

VFD output: 11 grids x 10 segments (Blanking width = 1/16)

Maximum current at the grid pin is 15 mA.

Maximum current at the segment pin is 5 mA.

At the key scan timing, VFD output pin is OFF.

VFD output voltage: grid Vob = Vbb - 2 V (voltage drop of 2 V)

Segment Vob = Vdb - 0.5 V (voltage drop of 0.5 V)

Fluorescent display control voltage (V_{LOAD}) = -35 V

Pull-down resistor = 30 k Ω

By placing the above conditions in calculation <1> to <3>, the total dissipation can be worked out.

<1> CPU power dissipation: 5.5 V x 15.0 mA = 82.5 mW

<2> Output pin power dissipation:

Grid
$$(V_{DD} - V_{OD}) \times \frac{\text{Total current value of each grid}}{\text{The number of grids} + 1} \times (1 - \text{Blanking width})$$

$$= 2 \text{ V} \times \frac{15 \text{ mA} \times 11 \text{ Grids}}{11 \text{ Grids} + 1} \times (1 - 1/16) = 25.8 \text{ mW}$$
Segment $(V_{DD} - V_{OD}) \times \frac{\text{Total segment current value of illuminated dots}}{\text{The number of grids} + 1} \times (1 - \text{Blanking width})$

$$= 0.5 \text{ V} \times \frac{5 \text{ mA} \times 31 \text{ dots}}{11 \text{ Grids} + 1} \times (1 - 1/16) = 6.1 \text{ mW}$$

<3> Pull-down resistor power dissipation:

Grid
$$\frac{(V_{\text{DD}} - V_{\text{LOAD}})^2}{\text{Pull-down resistor value}} \times \frac{\text{The number of grids}}{\text{The number of grids}} \times (1 - \text{Blanking width})$$

$$= \frac{(5.5 \text{ V} - 2 \text{ V} - (-35 \text{ V}))^2}{30 \text{ k}\Omega} \times \frac{11 \text{ Grids}}{11 \text{ Grids} + 1} \times (1 - 1/16) = 42.5 \text{ mW}$$
Sgment
$$\frac{(V_{\text{DD}} - V_{\text{LOAD}})^2}{\text{Pull-down resistor value}} \times \frac{\text{The number of illuminated dots}}{\text{The number of grids} + 1} \times (1 - \text{Blanking width})$$

$$= \frac{(5.5 \text{ V} - 2 \text{ V} - (-35 \text{ V}))^2}{30 \text{ k}\Omega} \times \frac{31 \text{ dots}}{11 \text{ Grids} + 1} \times (1 - 1/16) = 129.2 \text{ mW}$$


Total power dissipation = <1> + <2> + <3> = 82.5 + 25.8 + 6.1 + 42.5 + 129.2 = 286.1 mW

In this example, the total power dissipation does not exceed the rating of the total power dissipation, it is necessary to lower no problem in power dissipation.

However, when the total power dissipation exceeds the rating of the total power dissipation, it is necessary to lower the power dissipation. To reduce power dissipation, reduce the number of pull-down resistor.



Figure 11-1. Display Example of 10 Segments-11 Digits





Main System Clock Oscillator Characteristics (TA = -40 to +85 °C, VDD = 2.7 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	X1 X2	Oscillation frequency (fx) ^{Note 1}	V _{DD} = oscillation voltage range	1.0		5.0	MHz
		Oscillation stabilization time Note 2	After V _{DD} reaches oscillation voltage range MIN.			4	ms
Crystal resonator	X1 X2	Oscillation frequency (fx) ^{Note 1}		1.0		5.0	MHz
	TC1 C2	Oscillation stabilization time ^{Note 2}	V _{DD} = 4.5 to 5.5 V			10	ms
	7)/-					30	

Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

2. Time required to stabilize oscillation after reset or STOP mode release. Use a resonator that stabilizes oscillation within the oscillation wait time.

Cautions 1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- . Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vsso.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.



Subsystem Clock Oscillator Characteristics (TA = -40 to +85 °C, VDD = 2.7 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	XT1 XT2	Oscillation frequency (fxT) ^{Note 1}		32	32.768	35	kHz
		Oscillation stabilization time Note 2	V _{DD} = 4.5 to 5.5 V		1.2	2	S
	- -					10	s

- Notes 1. Indicates only oscillator characteristics. Refer AC Characteristics for instruction execution time.
 - 2. Time required to stabilize oscillation after reset or STOP mode release. Use a resonator that stabilizes oscillation within the oscillation wait time.
- Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vsso.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - The subsystem clock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.



DC Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol	Condition	ons	MIN.	TYP.	MAX.	Unit
Output current,	Іон	P00 to P07, P10 to P12,	Per pin			-1	mA
high		P20 to P25	Total for all pins			-15	mA
Output current, low	Іоь	P00 to P07, P10 to P12,	Per pin			10	mA
		P20 to P25	Total for all pins			80	mA
Output voltage, high	Vон	P00 to P07, P10 to P12, P20 to P25	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V},$ $I_{OH} = -1 \text{ mA}$	V _{DD} - 1.0			V
		Іон	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V},$ $I_{OH} = -100 \ \mu\text{A}$	V _{DD} - 0.5			V
Output voltage, low	Vol	P00 to P07, P10 to P12, P20 to P25	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V},$ $I_{OL} = 10 \text{ mA}$			1.0	V
			$V_{DD} = 2.7 \text{ to } 5.5 \text{ V},$ $I_{OL} = 400 \ \mu\text{A}$			0.5	V
Input voltage, high	V _{IH1}	P00 to P07, P10 to P12, P21		0.7 Vdd		V _{DD}	V
	V _{IH2}	RESET, P20, P22 to P25		0.8 VDD		V _{DD}	V
	VIH3	X1, X2, XT1, XT2	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	V _{DD} - 0.5		V _{DD}	V
				V _{DD} - 0.1		V _{DD}	V
Input voltage, low	VIL1	P00 to P07, P10 to P12, P21		0		0.3 VDD	V
	V _{IL2}	RESET, P20, P22 to P25		0		0.2 V _{DD}	V
	V _{IL3}	X1, X2, XT1, XT2	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	0		0.4	V
				0		0.1	V
Input leakage current, high	Ішн1	P00 to P07, P10 to P12, P20 to P25, RESET	VI = VDD			3	μΑ
	I _{LIH2}	X1, X2, XT1, XT2				20	μΑ
Input leakage current, low	ILIL1	P00 to P07, P10 to P12, P20 to P25, RESET	V1 = 0 V			-3	μΑ
	I _{LIL2}	X1, X2, XT1, XT2				-20	μΑ
Output leakage current, high	Ісон	P00 to P07, P10 to P12, P20 to P25, FIP0 to FIP8, FIP9/P97 to FIP16/P90, FIP17/P87 to FIP24/P80	Vo = V _{DD}			3	μΑ
Output leakage current, low	ILOL1	P00 to P07, P10 to P12, P20 to P25	Vo = 0 V			-3	μΑ
current, low	ILOL2	FIP0 to FIP8, FIP9/P97 to FIP16/P90, FIP17/P87 to FIP24/P80				-10	μΑ
VFD output current	Іод	FIP0 to FIP24, VDD = 4.5 to 5.5 V	Vod = Vload-2.0 V			-15	mA
Software pull-up resistor	R ₁	V _{IN} = 0 V, P00 to P07, P10 to P12, P20 to P25		50	100	200	kΩ
Mask option pull- down resistor (Vsso connection)	R ₃	FIP17/P87 to FIP24/P80		15	35	90	kΩ
Mask option pull- down resistor (VLOAD connection)	R ₄	FIP17/P87 to FIP24/P80		30	60	135	kΩ
On-chip pull-down resistor (VLOAD connection)	R ₂	FIP0 to FIP8, FIP9/P97 to FIF	P16/P90	30	60	135	kΩ

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.



DC Characteristics ($T_A = -40 \text{ to } +85 \text{ °C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol	Condition	ns	MIN.	TYP.	MAX.	Unit
Power supply	I _{DD1} Note 1		$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 2}}$		2.0	4.0	mA
current			VDD = 3.0 V ± 10% Note 3		0.6	1.2	mA
	I _{DD2} Note 1	5.0-MHz crystal oscillation	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 3}}$		1.1	2.2	mA
	HALT mode	VDD = 3.0 V ± 10% Note 3		0.4	0.8	mA	
	I _{DD3} Note 1	32.768-kHz crystal	VDD = 5.0 V ± 10%		70	160	μΑ
		oscillation operating mode	VDD = 3.0 V ± 10%		30	90	μΑ
	I _{DD4} Note 1		$V_{DD} = 5.0 \text{ V} \pm 10\%$		25	55	μΑ
		oscillation HALT mode	VDD = 3.0 V ± 10%		5	25	μΑ
IDD	I _{DD5} Note 1		$V_{DD} = 5.0 \text{ V} \pm 10\%$		0.1	10	μΑ
		STOP mode	VDD = 3.0 V ± 10%		0.05	5	μΑ

Notes 1. The current flowing to the ports (including the current flowing through an on-chip pull-up resistor) is not included.

- 2. During high-speed mode operation (when the processor clock control register (PCC) is set to 00H)
- 3. During low-speed mode operation (when PCC is set to 02H)

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.



AC Characteristics

(1) Basic operation ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Cycle time	Tcy	Operation based on the main system clock	0.4		8	μs
(minimum instruction execution time)		Operation based on the subsystem clock	114	122	125	μs
TI input high-/low- level width	t тін, t ті∟		2/Fcount +0.2			μs
Interrupt input high- /low-level width	tinth, tintl	INTP0, INTP1	10			μs
RESET input low- level width	trsl		10			μs

Remark Frount is a count clock selected by 8-bit remote control timer 50.

(2) Serial interface 10 ($T_A = -40 \text{ to } +85 \text{ °C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$)

(a) 3-wire serial I/O mode (SCK10...Internal clock)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	tkcy1		800			ns
SCK10 high-/low-level width	t кн1, t кL1		tkcy1/2-50			ns
SI10 setup time (to SCK10 ↑)	tsıĸ1		150			ns
SI10 hold time (from SCK10 ↑)	tksı1		400			ns
SO10 output delay time from SCK10↓	tkso1	$R = 1 \text{ k}\Omega$, $C = 100 \text{ pF}^{\text{Note}}$	0		200	ns

Note R and C are the load resistance and load capacitance of the SO10 output line.


(b) 3-wire serial I/O mode (SCK10...External clock)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	tkcy2		800			ns
SCK10 high-/low-level width	t кн2, t кL2		400			ns
SI10 setup time (to SCK10 ↑)	tsık2		100			ns
SI10 hold time (from SCK10 ↑)	tksi2		400			ns
SO10 output delay time from SCK10 ↓	tkso2	$R = 1 \text{ k}\Omega$, $C = 100 \text{ pF}^{\text{Note}}$	0		300	ns


Note R and C are the load resistance and load capacitance of the SO10 output line.




AC Timing Measurement Points (excluding the X1 and XT1 inputs)




Clock Timing




TI Timing



Interrupt Input Timing




RESET Input Timing





Serial Transfer Timing

3-wire serial I/O mode:



Remark m = 1, 2

Data Memory Stop Mode Low Power Supply Voltage Data Retention Characteristics (T_A = -40 to +85 °C)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	VDDDR		2.0		5.5	V
Release signal set time	tsrel		0			μs
Oscillation stabilization	t wait	Release by RESET		2 ¹⁵ /fx		s
wait time ^{Note 1}		Release by interrupt request		Note 2		s

- **Notes 1.** The oscillation stabilization time is the time the CPU operation is stopped to prevent unstable operation when oscillation starts.
 - **2.** By using bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time selection register (OSTS), $2^{12}/fx$, $2^{15}/fx$, or $2^{17}/fx$ can be selected.


Remark fx: Main system clock oscillation frequency



Data Retention Timing (STOP Mode Release by RESET)




Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal)





12. PACKAGE DRAWING

52-PIN PLASTIC LQFP (10x10)



detail of lead end





ITEM	MILLIMETERS
Α	12.0±0.2
В	10.0±0.2
С	10.0±0.2
D	12.0±0.2
F	1.1
G	1.1
Н	0.32±0.06
ı	0.13
J	0.65 (T.P.)
K	1.0±0.2
L	0.5
М	$0.17^{+0.03}_{-0.05}$
N	0.10
Р	1.4
Q	0.1±0.05
R	3°+4° -3°
S	1.5±0.1
Т	0.25
U	0.6±0.15
	0500D 05 05T 4

S52GB-65-8ET-1



APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for developing systems using the μ PD789870 and μ PD789871.

Language Processing Software

RA78K0S ^{Notes 1, 2, 3}	Assembler package common to 78K/0S Series
CC78K0S ^{Notes 1, 2, 3}	C compiler package common to 78K/0S Series
DF789872 ^{Notes 1, 2, 3}	Device file for μ PD789871 Subseries
CC78K0S-L Notes 1, 2, 3	C compiler library source file common to 78K/0S Series

Flash Memory Writing Tools

Flashpro III (Part No. FL-PR3 ^{Note 4} , PG-FP3)	Flash programmer dedicated for on-chip flash memory microcontrollers
FA-52GB ^{Note 4}	Flash memory programming adapter for 52-pin plastic QFP (GB-8ET type)

Debugging Tools(1/2)

IE-78K0S-NS In-circuit emulator	In-circuit emulator used to debug hardware or software when application systems which use the 78K/0S Series are developed. The IE-78K0S-NS supports an integrated debugger (ID78K0S-NS). The IE-78K0S-NS is used in combination with an interface adapter for connection to an AC adapter, emulation probe, or host machine.
IE-70000-MC-PS-B AC adapter	Adapter used to supply power from a 100- to 240-V AC outlet
IE-70000-98-IF-C Interface adapter	Adapter required when using the PC-9800 series (excluding notebook PCs) as the host machine for the IE-78K0S-NS (C bus supported)
IE-70000-CD-IF-A PC card/interface	PC card and interface cable required when using a notebook PC as the host machine for the IE-78K0S-NS (PCMCIA socket supported)
IE-70000-PC-IF-C Interface adapter	Adapter required when using an IBM PC/AT TM or compatible as the host machine for the IE-78K0S-NS (ISA bus supported)
IE-70000-PCI-IF Interface adapter	Adapter required when using a PC equipped with a PCI bus as the host machine for the IE-78K0S-NS
IE-789872-NS-EM1 Emulation board	Emulation board used to emulate the peripheral hardware specific to the device. This is used in combination with the in-circuit emulator.
NP-52GB ^{Note 4} Emulation probe	Board to connect an in-circuit emulator to the target system.
SM78K0S ^{Notes 1, 2}	System simulator common to 78K/0S Series
ID78K0S-NS ^{Notes 1, 2}	Integrated debugger common to 78K/0S Series
DF789872 ^{Notes 1, 2}	Device file for μPD789871 Subseries

Real-Time OS

MX78K0S ^{Notes 1, 2} OS for 78K/0S Series
--

- **Notes 1.** Based on the PC-9800 series (Japanese WindowsTM)
 - 2. Based on IBM PC/AT and compatibles (Japanese Windows/English Windows)
 - **3.** Based on the HP9000 series 700TM (HP-UXTM), SPARCstationTM (SunOSTM, SolarisTM), and NEWSTM (NEWS-OSTM)
 - 4. Product made by and available from Naito Densei Machida Mfg. Co., Ltd. (+81-44-822-3813).

Remark The RA78K0S, CC78K0S, and SM78K0S can be used in combination with the DF789872.



APPENDIX B. RELATED DOCUMENTS

The related document indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
μPD789870, 789871 Preliminary Product Information	This manual
μPD78F9872 Preliminary Product Information	U14880E
μPD789871 Subseries User's Manual	To be prepared
78K/0S Series Instruction User's Manual	U11047E

Document Related to Development Tools (User's Manuals)

Document Name		Document No.
RA78K0S Assembler Package	Operation	U11622E
	Language	U11599E
	Structured Assembly Language	U11623E
CC78K0S C Compiler	Operation	U11816E
	Language	U11817E
SM78K0S, SM78K0 System Simulator Ver. 2.10 or Later Windows based	Operation	U14611E
SM78K Series System Simulator Ver. 2.10 or Later	External Parts User Open Interface Specifications	To be Prepared
ID78K0-NS, ID78K0S-NS Integrated Debugger Ver. 2.20 or Later Windows based	Operation	U14910E
IE-78K0S-NS In-circuit Emulator		U13549E
IE-789872-NS-EM1 Emulation Board		To be Prepared

Documents Related to Embedded Software (User's Manuals)

Document Name		Document No.
OS for 78K/0S Series MX78K0S	Fundamental	U12938E

Other Documents

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE Products & Packages (CD-ROM)	X13769X
Semiconductor Device Mounting Technology Manual	C10535E
Quality Grades on NEC Semiconductor Device	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

[MEMO]

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES -

1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

3 STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

EEPROM is a trademark of NEC Corporation.

Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of SONY Corporation.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- · Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Madrid Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore Tel: 65-253-8311 Fax: 65-250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division Guarulhos-SP Brasil Tel: 55-11-6462-6810 Fax: 55-11-6462-6829

J00.7



The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information contained in this document is being issued in advance of the production cycle for the
 device. The parameters for the device may change before final production or NEC Corporation, at its own
 discretion, may withdraw the device prior to its production.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
 consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
 this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
 rights of third parties by or arising from use of a device described herein or any other liability arising from use
 of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
 intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these circuits,
 software, and information in the design of the customer's equipment shall be done under the full responsibility
 of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third
 parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
 - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
 - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.