


# TC74VCX16646FT

## LOW VOLTAGE 16-BIT BUS TRANSCEIVER / REGISTER WITH 3.6V TOLERANT INPUTS AND OUTPUTS

The TC74VCX16646FT is a high performance CMOS 16-bit BUS TRANSCEIVER/REGISTER. Designed for use in 1.8, 2.5 or 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation. It is also designed with over voltage tolerant inputs and outputs up to 3.6V.

This device is bus transceiver with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers. All inputs are equipped with protection circuits against static discharge.



TSSOP56-P-0061-0.50

Weight : 0.25g (Typ.)

**FEATURES**

- Low Voltage Operation :  $V_{CC} = 1.8 \sim 3.6V$
- High Speed Operation :  $t_{pd} = TBD(\text{max.})$  at  $V_{CC} = 3.0V$   
 $t_{pd} = TBD(\text{max.})$  at  $V_{CC} = 2.3 \sim 2.7V$   
 $t_{pd} = TBD(\text{max.})$  at  $V_{CC} = 1.8V$
- 3.6V Tolerant inputs and outputs.
- Output Current :  $I_{OH} / I_{OL} = \pm 24mA$  (min.) at  $V_{CC} = 3.0V$   
 $I_{OH} / I_{OL} = \pm 18mA$  (min.) at  $V_{CC} = 2.3V$   
 $I_{OH} / I_{OL} = \pm 6mA$  (min.) at  $V_{CC} = 1.8V$
- Latch-up Performance :  $\pm 300mA$
- ESD Performance : Human Body Model  $> \pm 2000V$   
Machine Model  $> \pm 200V$
- Package : TSSOP (Thin Shrink Small Outline Package)
- Bidirectional interface between 2.5V and 3.3V signals.
- Power Down Protection is provided on all inputs and outputs

PRELIMINARY

Note 1) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.  
 2) All floating (high impedance) bus terminal must have their input level fixed by means of pull up or pull down resistors.

961001EBA1


● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

● The products described in this document are subject to foreign exchange and foreign trade control laws.

● The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


● The information contained herein is subject to change without notice.

PIN ASSIGNMENT



(TOP VIEW)

SYMBOL



**PRELIMINARY**

TRUTH TABLE

CONTROL INPUTS						BUS		FUNCTION
$\overline{OE}$	DIR	CAB	CBA	SAB	SBA	A	B	
H	X	X*	X*	X	X	INPUT Z	INPUT Z	The output functions of A and B Busses are disabled.
		$\uparrow$	$\uparrow$	X	X	X	X	Both A and B Busses are used as inputs to the internal flip-flops. Data on the Bus will be stored on the rising edge of the Clock.
L	H	X*	X*	L	X	INPUT L	OUTPUT L	The data on the A bus are displayed on the B bus.
						H	H	
		$\uparrow$	X*	L	X	L	L	The data on the A bus are displayed on the B Bus, and are stored into the A storage flip-flops on the rising edge of CAB.
						H	H	
		X*	X*	H	X	X	Qn	The data in the A storage flip-flops are displayed on the B Bus.
						L	L	
		$\uparrow$	X*	H	X	L	L	The data on the A Bus are stored into the A storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B Bus.
						H	H	
L	L	X*	X*	X	L	OUTPUT L	INPUT L	The data on the B Bus are displayed on the A bus.
						H	H	
		X*	$\uparrow$	X	L	L	L	The data on the B Bus are displayed on the A Bus, and are stored into the B storage flip-flops on the rising edge of CBA.
						H	H	
		X*	X*	X	H	Qn	X	The data in the B storage flip-flops are displayed on the A Bus.
						L	L	
		$\uparrow$	X*	X	H	L	L	The data on the B Bus are stored into the B storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A Bus.
						H	H	

PRELIMINARY

- X : Don't care
- Z : High Impedance
- Qn : The data stored into the internal flip-flops by most recent low to high transition of the clock inputs.

\* The clocks are not internally with either  $\overline{OE}$  or DIR. Therefore, data on the A and/or B Busses may be clocked into the storage flip-flops at any time.

SYSTEM DIAGRAM

